{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T19:11:21Z","timestamp":1776280281215,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/jssc.2024.3384936","type":"journal-article","created":{"date-parts":[[2024,4,12]],"date-time":"2024-04-12T17:28:53Z","timestamp":1712942933000},"page":"1995-2004","source":"Crossref","is-referenced-by-count":13,"title":["A Low-Power High-BW PAM4 VCSEL Driver With Three-Tap FFE in 12-nm CMOS FinFET Process"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7723-6642","authenticated-orcid":false,"given":"Milad Haghi","family":"Kashani","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-512X","authenticated-orcid":false,"given":"Hossein","family":"Shakiba","sequence":"additional","affiliation":[{"name":"HiLink, Huawei Technologies Canada, Markham, ON, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0970-6897","authenticated-orcid":false,"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3164396"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2023.3236567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3218558"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494285"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3179678"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268813"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307501"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2870181"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2017.2771952"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2849390"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2851938"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927541"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124289"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634801"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2584641"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2018.2841841"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777952"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2553040"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3192711"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3326876"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870288"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993600"},{"key":"ref25","volume-title":"TDECQ: RLM Threshold Adjust","author":"King","year":"2018"},{"key":"ref26","volume-title":"IEEE P802.3bs baseline summary","author":"D\u2019Ambrosia","year":"2018"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10575937\/10497576.pdf?arnumber=10497576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T05:22:09Z","timestamp":1719638529000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10497576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":26,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3384936","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}