{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:38:30Z","timestamp":1767339510534,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"STI 2030\u2014Major Projects","award":["2022ZD0209200"],"award-info":[{"award-number":["2022ZD0209200"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274038","61934002","62222119"],"award-info":[{"award-number":["62274038","61934002","62222119"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["21TS1401200"],"award-info":[{"award-number":["21TS1401200"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ZTE Industry-University-Institute Cooperation Funds","award":["1A20230201004"],"award-info":[{"award-number":["1A20230201004"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/jssc.2024.3399615","type":"journal-article","created":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T17:25:51Z","timestamp":1716312351000},"page":"3277-3289","source":"Crossref","is-referenced-by-count":7,"title":["A 28-nm 36 Kb SRAM CIM Engine With 0.173 \u03bcm<sup>2<\/sup> 4T1T Cell and Self-Load-0 Weight Update for AI Inference and Training Applications"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5054-8141","authenticated-orcid":false,"given":"Chenyang","family":"Zhao","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Jinbei","family":"Fang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Xiaoli","family":"Huang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Deyang","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Zhiwang","family":"Guo","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1479-0282","authenticated-orcid":false,"given":"Jingwen","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Jiawei","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3387-1238","authenticated-orcid":false,"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7301-1013","authenticated-orcid":false,"given":"Peng","family":"Zhou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9001-4569","authenticated-orcid":false,"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3986-137X","authenticated-orcid":false,"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108344"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830153"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731573"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830322"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2673548"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121213"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/D19-3036"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883525"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055293"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937307"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731670"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751912"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3215535"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"ref27","first-page":"1","article-title":"Learning structured sparsity in deep neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Wen"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00072"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231020"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2009.4814611"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2008.4509331"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185424"},{"key":"ref36","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620289"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065697"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10693678\/10535738.pdf?arnumber=10535738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T17:46:16Z","timestamp":1727372776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10535738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":39,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3399615","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}