{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T14:52:38Z","timestamp":1777733558324,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intelligent and Sustainable Medical Electronics Research Fund through the National Taiwan University and the National Science and Technology Council (NSTC), Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/jssc.2024.3399733","type":"journal-article","created":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T17:25:51Z","timestamp":1716312351000},"page":"3705-3715","source":"Crossref","is-referenced-by-count":7,"title":["An Area-Efficient Low-Jitter Fractional Output Divider With Replica-DTC-Free Background Calibration"],"prefix":"10.1109","volume":"59","author":[{"given":"Chun-Yu","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5845-1039","authenticated-orcid":false,"given":"Wei-Han","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3676-9978","authenticated-orcid":false,"given":"Yu-Ting","family":"Hung","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"given":"Tun-Ju","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1733-5945","authenticated-orcid":false,"given":"Tsung-Hsien","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"The Value of Fractional Output Divide PLLs for in Infotainment and Dashboard Applications","author":"Winkelmuller","year":"2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176879"},{"key":"ref3","volume-title":"Ultra Miniature SMD Crystal Clock Oscillator","year":"2017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.318"},{"key":"ref5","volume-title":"VersaClock 3S Programmable Clock Generator","year":"2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778000"},{"key":"ref7","first-page":"260","article-title":"A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16 nm FinFET CM0S","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Tsai"},{"key":"ref8","first-page":"254","article-title":"A 0.026 mm2 5.3 mW 32-to-2000 MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Jang"},{"key":"ref9","first-page":"272","article-title":"A 20-to-1000 MHz \u00b1 14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Elkholy"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662464"},{"key":"ref11","first-page":"1","article-title":"A 10-to-300 MHz fractional output divider with \u221280dBc worst-case fractional spurs using auxiliary-PLL-based background 0th\/1st\/2nd-order DTC INL calibration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yang"},{"key":"ref12","volume-title":"Web-Customizable, Any-Frequency, Any-Output Quad Clock Generator\/Buffer","year":"2019"},{"key":"ref13","volume-title":"Programmable Clock Generator","year":"2019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref15","volume-title":"CMOS Fractional-N Synthesizers Design for High Spectral Purity and Monolithic Integration","author":"De Muer","year":"2003"},{"key":"ref16","volume-title":"Low Power Programmable Oscillator","year":"2013"},{"key":"ref17","volume-title":"High Frequency, Low Power Oscillator","year":"2018"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.293119"},{"key":"ref24","first-page":"412","article-title":"A 0.008 mm2 1.5 mW 0.625-to-200 MHz fractional output divider with 120 fsrms jitter based on replica-DTC-free background calibration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Lin"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10736122\/10535735.pdf?arnumber=10535735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T03:07:48Z","timestamp":1732676868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10535735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3399733","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}