{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:48:11Z","timestamp":1776181691015,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"imec High-Speed Transceiver and Coherent Transceiver Programs, European Union (EU)-Funded H2020 Projects POETICS","award":["871769"],"award-info":[{"award-number":["871769"]}]},{"name":"Special Research Fund (BOF) of Ghent University"},{"DOI":"10.13039\/501100003130","name":"Research Foundation Flanders","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003130","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/jssc.2024.3416528","type":"journal-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T15:15:38Z","timestamp":1719933338000},"page":"244-259","source":"Crossref","is-referenced-by-count":7,"title":["A 200\u2013256-GS\/s Current-Mode 4-Way Interleaved Sampling Front-End With Over 67-GHz Bandwidth Using a Slew-Rate Insensitive Clocking Scheme"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0212-6876","authenticated-orcid":false,"given":"Shengpu","family":"Niu","sequence":"first","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8291-0339","authenticated-orcid":false,"given":"Joris","family":"Lambrecht","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8786-4770","authenticated-orcid":false,"given":"Cheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8941-3797","authenticated-orcid":false,"given":"Michiel","family":"Verplaetse","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab Design Group, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4903-5170","authenticated-orcid":false,"given":"Ye","family":"Gu","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3915-394X","authenticated-orcid":false,"given":"Gertjan","family":"Coudyzer","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9672-6652","authenticated-orcid":false,"given":"Xin","family":"Yin","sequence":"additional","affiliation":[{"name":"Department of Information Technology, IDLab, Ghent University—imec, Ghent, Belgium"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/BCICTS54660.2023.10310925"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454385"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731794"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365746"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310332"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830308"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492471"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062925"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2019.8701786"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3100677"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3192546"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772800"},{"key":"ref18","volume-title":"Infiniium UXR-Series Oscilloscopes","year":"2021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3158541"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2057174"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2013.6569549"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/BCICTS.2018.8550911"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294815"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401211"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2016.7589394"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.840479"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3212028"},{"key":"ref28","author":"Tekronix","year":"2023","journal-title":"DPO70000SX Series Datasheet"},{"key":"ref29","author":"Pelgrom","year":"2021","journal-title":"Time-interleaving,\u201d in Analog-to-Digital Conversion"},{"key":"ref30","volume-title":"A Circuit and a Method for Sampling an Analog Signal, Patent Application","author":"Niu","year":"2023"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2809787"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/22.475632"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.840571"},{"key":"ref34","volume-title":"TR70 Spec","year":"2019"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10856383\/10580992.pdf?arnumber=10580992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:17Z","timestamp":1764701297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10580992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3416528","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}