{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T03:46:07Z","timestamp":1769312767854,"version":"3.49.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/jssc.2024.3437168","type":"journal-article","created":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T17:32:22Z","timestamp":1723483942000},"page":"456-468","source":"Crossref","is-referenced-by-count":10,"title":["A 2-GS\/s Time-Interleaved ADC With Embedded Background Calibrations and a Novel Reference Buffer for Reduced Inter-Channel Crosstalk"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2840-9695","authenticated-orcid":false,"given":"Luca","family":"Ricci","sequence":"first","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4960-6877","authenticated-orcid":false,"given":"Gabriele","family":"B\u00e8","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8328-6394","authenticated-orcid":false,"given":"Michele","family":"Rocco","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3979-6320","authenticated-orcid":false,"given":"Lorenzo","family":"Scaletti","sequence":"additional","affiliation":[{"name":"Infineon Technologies, Villach, AG, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1179-2675","authenticated-orcid":false,"given":"Gabriele","family":"Zanoletti","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6167-6512","authenticated-orcid":false,"given":"Luca","family":"Bertulessi","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-514X","authenticated-orcid":false,"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0895-1700","authenticated-orcid":false,"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7084-0721","authenticated-orcid":false,"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1974-2605","authenticated-orcid":false,"given":"Andrea","family":"Bonfanti","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573536"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418108"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008507"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870368"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870374"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502306"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960476"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3053893"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067627"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067793"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452331"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915583"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987687"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373495"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487817"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487816"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417905"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870472"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859757"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2793535"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662290"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2828649"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778077"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945298"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3122984"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185370"},{"key":"ref34","author":"Murmann","year":"2021","journal-title":"ADC Performance Survey 1997\u20132023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198057"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185416"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594310"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.3024595"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362447"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672079"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc59616.2023.10268795"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3182217"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662490"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842195"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662313"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3336943"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10857664\/10633775.pdf?arnumber=10633775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T05:37:19Z","timestamp":1738215439000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10633775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":53,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3437168","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}