{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:04Z","timestamp":1772119444279,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/jssc.2024.3440970","type":"journal-article","created":{"date-parts":[[2024,8,19]],"date-time":"2024-08-19T17:30:08Z","timestamp":1724088608000},"page":"1113-1121","source":"Crossref","is-referenced-by-count":3,"title":["3.7-GHz Multi-Bank High-Current Single-Port Cache SRAM With Leakage Saving Circuits in 3-nm FinFET for HPC Applications"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-2796-4243","authenticated-orcid":false,"given":"Yoshiaki","family":"Osada","sequence":"first","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Takaaki","family":"Nakazato","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6406-1601","authenticated-orcid":false,"given":"Yumito","family":"Aoyagi","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9986-5308","authenticated-orcid":false,"given":"Koji","family":"Nii","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Kanagawa, Japan"}]},{"given":"Jhon-Jhy","family":"Liaw","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Shien-Yang","family":"Wu","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Quincy","family":"Li","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Hidehiro","family":"Fujiwara","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]},{"given":"Tsung-Yung","family":"Jonathan Chang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063050"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870333"},{"key":"ref4","first-page":"200","article-title":"A 5 GHz 7 nm L1 cache memory compiler for high-speed computing and mobile applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Clinton"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062967"},{"key":"ref7","first-page":"1","article-title":"A 1.9 GHz 0.57 V vmin 576 Kb embedded product-ready L2 cache in 5 nm FinFET technology","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Jungmann"},{"key":"ref8","first-page":"338","article-title":"24.3 A 3 nm gate-all-around SRAM featuring an adaptive dual-BL and an adaptive cell-power assist circuit","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Song"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185429"},{"key":"ref10","first-page":"1","article-title":"A 3 nm 256 Mb SRAM in FinFET technology with new array banking architecture and write-assist circuitry scheme for high-density and low-VMIN applications","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Chang"},{"key":"ref11","first-page":"1","article-title":"3.7-GHz multi-bank high-current single-port cache SRAM with 0.5 V\u20131.4 V wide voltage range operation in 3 nm FinFET for HPC applications","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Osada"},{"key":"ref12","first-page":"9.1.1","article-title":"A 16 nm FinFET CMOS technology for mobile SoC and computing applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref13","first-page":"2.6.1","article-title":"A 7 nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027 \u03bcm2 high density 6-T SRAM cell for mobile SoC applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref14","first-page":"1","article-title":"Demonstration of a sub-0.03 \u03bcm2 high density 6-T SRAM with scaled bulk FinFETs for mobile SOC applications beyond 10 nm node","volume-title":"Proc. IEEE Symp. VLSI Technol.","author":"Wu"},{"key":"ref15","first-page":"36.7.1","article-title":"5 nm CMOS production technology platform featuring full-fledged EUV, and high mobility channel FinFETs with densest 0.021 \u03bcm2 SRAM cells for mobile SoC and high performance computing applications","volume-title":"IEDM Tech. Dig.","author":"Yeap"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221219"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref18","first-page":"378","article-title":"A 450 ps access-time SRAM macro in 45 nm SOI featuring a two-stage sensing-scheme and dynamic power management","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Pilo"},{"key":"ref19","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Pilo"},{"key":"ref20","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Karl"},{"key":"ref21","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-\u03ba metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chen"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2861873"},{"key":"ref23","first-page":"376","article-title":"A 153 Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal-gate CMOS technology","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Hamzaoglu"},{"key":"ref24","first-page":"456","article-title":"A 4.0 GHz 291 Mb voltage-scalable SRAM design in 32 nm high-\u03ba metal-gate CMOS with integrated power management","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Wang"},{"key":"ref25","first-page":"27.1.1","article-title":"Critical process features enabling aggressive contacted gate pitch scaling for 3 nm CMOS technology and beyond","volume-title":"IEDM Tech. Dig.","author":"Chang"},{"key":"ref26","first-page":"27.5.1","article-title":"A 3nm CMOS FinFlexTM platform technology with enhanced power efficiency and performance for mobile SoC and high performance computing applications","volume-title":"IEDM Tech. Dig.","author":"Wu"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3138785"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008881"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705290"},{"key":"ref31","first-page":"32.1.1","article-title":"Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6 V 32 nm LP SRAM","volume-title":"IEDM Tech. Dig.","author":"Wang"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10903209\/10639274.pdf?arnumber=10639274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:40:51Z","timestamp":1740548451000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10639274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3440970","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}