{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:28:21Z","timestamp":1772645301099,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012389","name":"National Institute of Information and Communications Technology","doi-asserted-by":"publisher","award":["JPJ012368C00801"],"award-info":[{"award-number":["JPJ012368C00801"]}],"id":[{"id":"10.13039\/501100012389","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009105","name":"Ministry of Internal Affairs and Communications","doi-asserted-by":"crossref","award":["JPJ000254"],"award-info":[{"award-number":["JPJ000254"]}],"id":[{"id":"10.13039\/501100009105","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency","doi-asserted-by":"crossref","award":["JPMJFS2122"],"award-info":[{"award-number":["JPMJFS2122"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Support for Tokyo Tech Advanced Researchers"},{"name":"VLSI Design and Education Center (VDEC) in collaboration with Cadence Design Systems, Inc., Mentor Graphics, Inc., and Keysight Technologies Japan, Ltd."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/jssc.2024.3447021","type":"journal-article","created":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T13:40:49Z","timestamp":1725025249000},"page":"1043-1055","source":"Crossref","is-referenced-by-count":7,"title":["A 6.5-to-8-GHz Cascaded Dual-Fractional-\n                    <i>N<\/i>\n                    Digital PLL Achieving \u221252.79-dBc Fractional Spur With 50-MHz Reference"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4691-2147","authenticated-orcid":false,"given":"Dingxin","family":"Xu","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6467-3667","authenticated-orcid":false,"given":"Yuncheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6071-2075","authenticated-orcid":false,"given":"Hongye","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-936X","authenticated-orcid":false,"given":"Zheng","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3535-2407","authenticated-orcid":false,"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5529-8217","authenticated-orcid":false,"given":"Ashbir","family":"Aviat Fadila","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3698-4369","authenticated-orcid":false,"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2285-593X","authenticated-orcid":false,"given":"Zezheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Wenqian","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8111-0268","authenticated-orcid":false,"given":"Yuang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5653-9983","authenticated-orcid":false,"given":"Waleed","family":"Madany","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3263075"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3220547"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2950154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3047431"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310350"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3320886"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062948"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/cicc57935.2023.10121180"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2686838"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3236640"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918027"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3161763"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757469"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492452"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878836"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3321837"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3353219"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365850"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3311681"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866454"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3173425"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10903209\/10659739.pdf?arnumber=10659739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:24:37Z","timestamp":1764613477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10659739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3447021","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}