{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:59:30Z","timestamp":1767085170377,"version":"3.46.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2008906"],"award-info":[{"award-number":["CCF-2008906"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/jssc.2024.3453114","type":"journal-article","created":{"date-parts":[[2024,9,12]],"date-time":"2024-09-12T13:54:27Z","timestamp":1726149267000},"page":"1500-1511","source":"Crossref","is-referenced-by-count":1,"title":["A 65 nm General-Purpose Compute-in-Memory Processor Supporting Both General Programming and Deep Learning Tasks"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2509-400X","authenticated-orcid":false,"given":"Yuhao","family":"Ju","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7223-0495","authenticated-orcid":false,"given":"Yijie","family":"Wei","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2912-7294","authenticated-orcid":false,"given":"Jie","family":"Gu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"}]}],"member":"263","reference":[{"key":"ref1","first-page":"76680","article-title":"Q-DM: An efficient low-bit quantized diffusion model","volume-title":"Proc. Conf. Neural Inf. Process. Syst. (NeurIPS)","author":"Li"},{"key":"ref2","first-page":"216","article-title":"QUEST: A 7.49 TOPS multi-purpose log-quantized DNN inference engine stacked on 96 MB 3D SRAM using inductive-coupling technology in 40 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Ueyoshi"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365989"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830277"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067497"},{"key":"ref8","first-page":"1","article-title":"A 28 nm 27.5 TOPS\/W approximate-computing-based transformer processor with asymptotic sparsity speculating and out-of-order computing","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Wang"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662447"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067527"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3218573"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366045"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310176"},{"key":"ref20","first-page":"154","article-title":"A 1\/2.3 inch 12.3 Mpixel with on-chip 4.97 TOPS\/W CNN processor back-illuminated stacked CMOS image sensor","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Eki"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772810"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662463"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00091"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731757"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3214170"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185311"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519386"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567768"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9163000"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567767"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-015-0444-y"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11404-6_3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"ref38","article-title":"Arrow: A RISC-V vector accelerator for machine learning inference","author":"Al Assir","year":"2021","journal-title":"arXiv:2107.07169"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.695"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/BioRob.2012.6290287"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240794"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/10944491\/10679157-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10944491\/10679157.pdf?arnumber=10679157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:21Z","timestamp":1764701301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10679157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3453114","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}