{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T20:10:51Z","timestamp":1793477451106,"version":"4.5.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002643","name":"Research Grant of Kwangwoon University in 2024","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002643","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Institute of Information and Communications Technology Planning and Evaluation","award":["RS-2022-II221037"],"award-info":[{"award-number":["RS-2022-II221037"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["RS-2024-00414230 through Korean Government (MSIT)"],"award-info":[{"award-number":["RS-2024-00414230 through Korean Government (MSIT)"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/jssc.2024.3459076","type":"journal-article","created":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T18:36:16Z","timestamp":1727462176000},"page":"1782-1792","source":"Crossref","is-referenced-by-count":6,"title":["25.2-Gb\/s\/pin NRZ\/PAM-3 Dual-Mode Transmitter With Embedded Partial DBI: Improving I\/O Bandwidth\/pin and DBI Efficiencies"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1344-8341","authenticated-orcid":false,"given":"Chanheum","family":"Han","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6019-5430","authenticated-orcid":false,"given":"Ki-Soo","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114205"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222203"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731537"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454440"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3042240"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3104093"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662462"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454560"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454354"},{"key":"ref12","volume-title":"DDR5 SDRAM","year":"2022"},{"key":"ref13","volume-title":"Low Power Double Data Rate (LPDDR) 5\/5X","year":"2023"},{"key":"ref14","volume-title":"Graphics Double Data Rate (GDDR6) SGRAM Standard","year":"2021"},{"key":"ref15","volume-title":"High Bandwidth Memory DRAM (HBM3)","year":"2022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015395"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910626"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454326"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2017.2748607"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2858810"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3062876"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3403149"},{"key":"ref24","volume-title":"Graphics Double Data Rate 7 SGRAM Standard (GDDR7)","year":"2024"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10976259\/10697134.pdf?arnumber=10697134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T05:26:03Z","timestamp":1745558763000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10697134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3459076","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}