{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:19:55Z","timestamp":1773839995459,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/jssc.2024.3465388","type":"journal-article","created":{"date-parts":[[2024,10,7]],"date-time":"2024-10-07T17:45:00Z","timestamp":1728323100000},"page":"4114-4123","source":"Crossref","is-referenced-by-count":5,"title":["A Monolithic 12.7 W\/mm<sup>2<\/sup>, 92% Peak-Efficiency Switched-Capacitor DC-DC Converter Using CSCR-First Topology"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4242-5563","authenticated-orcid":false,"given":"Nicolas","family":"Butzen","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-8339","authenticated-orcid":false,"given":"Harish K.","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4809-7424","authenticated-orcid":false,"given":"Jingshu","family":"Yu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7247-4254","authenticated-orcid":false,"given":"Zakir K.","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Sheldon","family":"Weng","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2271-4314","authenticated-orcid":false,"given":"Krishnan","family":"Ravichandran","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Ramez","family":"Hosseinian Ahangharnejhad","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"James","family":"Waldemer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Christopher","family":"Pelto","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0317-4332","authenticated-orcid":false,"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731658"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454349"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062901"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185344"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884351"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067583"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3306369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3139708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3048481"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454453"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067756"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3374668"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056921"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.21236\/ADA538398","volume-title":"A design methodology for switched-capacitor DC\u2013DC converters","author":"Seeman","year":"2009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICSES.2012.6382221"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2608349"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2733539"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10767314\/10706589.pdf?arnumber=10706589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:16:27Z","timestamp":1732734987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10706589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3465388","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}