{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T06:06:06Z","timestamp":1774764366347,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC)-Joint Developed Project"},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC) of Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/jssc.2024.3470211","type":"journal-article","created":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T13:27:34Z","timestamp":1729603654000},"page":"171-183","source":"Crossref","is-referenced-by-count":13,"title":["A 22 nm Floating-Point ReRAM Compute-in-Memory Macro Using Residue-Shared ADC for AI Edge Device"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3511-5333","authenticated-orcid":false,"given":"Hung-Hsi","family":"Hsu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Tai-Hao","family":"Wen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Wei-Hsing","family":"Huang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Zhao-En","family":"Ke","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Yu-Hsiang","family":"Chin","sequence":"additional","affiliation":[{"name":"Institute of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Hua-Jin","family":"Wen","sequence":"additional","affiliation":[{"name":"College of Semiconductor Research, National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Yu-Chen","family":"Chang","sequence":"additional","affiliation":[{"name":"College of Semiconductor Research, National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Wei-Ting","family":"Hsu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Ashwin Sanjay","family":"Lele","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), San Jose, CA, USA"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7825-9599","authenticated-orcid":false,"given":"Ping-Sheng","family":"Wu","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7737-7250","authenticated-orcid":false,"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[{"name":"Department of Life Science, Institute of Systems Neuroscience, National Tsing Hua University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5311-4955","authenticated-orcid":false,"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9689-1236","authenticated-orcid":false,"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Shih-Hsin","family":"Teng","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Chung-Cheng","family":"Chou","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454447"},{"key":"ref2","first-page":"572","article-title":"A 3 nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78Mb\/mm2 fully-digital compute-in-memory macro supporting INT12\u00d7INT12 with a parallel-MAC architecture and foundry 6T-SRAM bit cell","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Fujiwara"},{"key":"ref3","first-page":"570","article-title":"A 22 nm 64kb lightning-like hybrid computing-in-memory macro with a compressed adder tree and analog-storage quantizers for transformer and CNNs","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Guo"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref10","first-page":"240","article-title":"A 28 nm 64Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Su"},{"key":"ref11","first-page":"494","article-title":"A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chen"},{"key":"ref12","first-page":"580","article-title":"A 22 nm 16Mb floating-point ReRAM compute-in-memory macro with 31.2TFLOPS\/W for AI edge devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Wen"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200515"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830490"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref18","first-page":"1","article-title":"A 40 nm 64kb 26.56TOPS\/W 2.37Mb\/mm2 RRAM binary\/compute-in-memory macro with 4.23x improvement in density and >75% use of sensing dynamic range","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Spetalnick"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00505-5"},{"key":"ref20","first-page":"245","article-title":"A 22 nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7TOPS\/W for tiny AI edge devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Xue"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref22","first-page":"404","article-title":"A 40 nm 64Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yoon"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref26","first-page":"242","article-title":"A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Dong"},{"key":"ref27","first-page":"496","article-title":"A 22 nm 8Mb STT-MRAM near-memory-computing macro with 8b-precision and 46.4\u2013160.1TOPS\/W for edge-AI devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chiu"},{"key":"ref28","first-page":"178","article-title":"A 22 nm 4Mb STT-MRAM data-encrypted near-memory computation macro with a 192GB\/s read-and-decryption bandwidth and 25.1\u201355.1TOPS\/W 8b MAC for AI operations","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chiu"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492347"},{"key":"ref31","first-page":"60","article-title":"A 1.3TOPS\/W @ 32GOPS fully integrated 10-core SoC for IoT end-nodes with 1.7 \u03bcW cognitive wake-up from MRAM-based state-retentive sleep mode","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Rossi"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830409"},{"key":"ref33","first-page":"1","article-title":"A 40 nm 60.64TOPS\/W ECC-capable compute-in-memory\/digital 2.25MB\/768KB RRAM\/SRAM system with embedded cortex M3 microprocessor for edge recommendation systems","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chang"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3314433"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067610"},{"key":"ref36","first-page":"1","article-title":"A 28 nm nonvolatile AI edge processor using 4Mb analog-based near-memory-compute ReRAM with 27.2 TOPS\/W for tiny AI edge devices","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Wen"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1126\/science.adf5538"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10856383\/10726927.pdf?arnumber=10726927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:19Z","timestamp":1764701299000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10726927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3470211","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}