{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:23:58Z","timestamp":1774967038358,"version":"3.50.1"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004368","name":"Taiwan Semiconductor Manufacturing Company (TSMC)-Joint Developed Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003848","name":"Industrial Technology Research Institute","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003848","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC), Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/jssc.2024.3470215","type":"journal-article","created":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T13:23:17Z","timestamp":1728998597000},"page":"158-170","source":"Crossref","is-referenced-by-count":6,"title":["An Integer-Floating-Point Dual-Mode Gain-Cell Computing-in-Memory Macro for Advanced AI Edge Chips"],"prefix":"10.1109","volume":"60","author":[{"given":"Ping-Chun","family":"Wu","sequence":"first","affiliation":[{"name":"Institute of Electronic Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Jui-Jen","family":"Wu","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[{"name":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7599-495X","authenticated-orcid":false,"given":"Chuan-Jia","family":"Jhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Ho-Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronic Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Zhao-En","family":"Ke","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Ting-Chien","family":"Chiu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Jun-Ming","family":"Hsu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Chiao-Yen","family":"Cheng","sequence":"additional","affiliation":[{"name":"College of Semiconductor Research, National Tsing Hua University (NTH), Hsinchu, Taiwan"}]},{"given":"Yu-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronic Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[{"name":"Institute of Systems Neuroscience, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5311-4955","authenticated-orcid":false,"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9689-1236","authenticated-orcid":false,"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776544"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008465"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2934831"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778028"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310398"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582864"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310401"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc47793.2019.9056933"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref29","first-page":"246","article-title":"A 28 nm 64 Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Si"},{"key":"ref30","first-page":"234","article-title":"A 65 nm computing-in-memory-based CNN processor with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yue"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062949"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108344"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc53895.2021.9634797"},{"key":"ref37","first-page":"1","article-title":"A 28 nm 1 Mb time-domain computing-in-memory 6T-SRAM macro with a 6.6ns latency, 1241GOPS and 37.01TOPS\/W for 8b-MAC operations for edge-AI devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Wu"},{"key":"ref38","first-page":"1","article-title":"A 28 nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 reconfigurable digital CIM processor with unified FP\/INT pipeline and bitwise in-memory booth multiplication for cloud deep learning acceleration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Tu"},{"key":"ref39","first-page":"144","article-title":"A 7 nm 4-core AI chip with 25.6TFLOPS hybrid FP8 training, 102.4TOPS INT4 inference and workload-aware throttling","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Agrawal"},{"key":"ref40","first-page":"1","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm\u00b2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous MAC and write operations","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Fujiwara"},{"key":"ref41","first-page":"126","article-title":"A 22 nm 832 Kb hybrid-domain floating-point SRAM in-memory-compute macro with 16.2\u201370.2TFLOPS\/W for high-accuracy AI-edge devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Wu"},{"key":"ref42","first-page":"128","article-title":"A 28 nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Guo"},{"key":"ref43","first-page":"132","article-title":"A 4 nm 6163-TOPS\/W\/b 4790-TOPS\/mm\u00b2\/b SRAM based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update","volume-title":"IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Mori"},{"key":"ref44","first-page":"1","article-title":"A 1ynm 1.25 V 8 Gb, 16 Gb\/s\/pin GDDR6-based accelerator-in-memory supporting 1TFLOPS MAC operation and various activation functions for deep-learning applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Lee"},{"key":"ref45","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm\u00b2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Chih"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref47","first-page":"188","article-title":"A 1.041-Mb\/mm\u00b2 27.38-TOPS\/W signed-INT8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28 nm with reconfigurable bitwise operation for AI and embedded applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Yan"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00019"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222059"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3309966"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454447"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067526"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067335"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830438"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10856383\/10716755.pdf?arnumber=10716755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:16Z","timestamp":1764701296000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10716755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":55,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3470215","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}