{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T17:42:37Z","timestamp":1776274957964,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373119"],"award-info":[{"award-number":["92373119"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Optoelectronic and Microelectronic Devices and Integration in the National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB2206602"],"award-info":[{"award-number":["2021YFB2206602"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/jssc.2024.3486291","type":"journal-article","created":{"date-parts":[[2024,11,5]],"date-time":"2024-11-05T13:32:14Z","timestamp":1730813534000},"page":"799-812","source":"Crossref","is-referenced-by-count":7,"title":["A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Utilizing a Complementary-Injection Scheme and an Adaptive Pulsewidth Adjustment"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4999-5884","authenticated-orcid":false,"given":"Zedong","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8978-6825","authenticated-orcid":false,"given":"Xuqiang","family":"Zheng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6053-5370","authenticated-orcid":false,"given":"Yu","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9624-6375","authenticated-orcid":false,"given":"Hua","family":"Xu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9354-3401","authenticated-orcid":false,"given":"Sai","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8539-8481","authenticated-orcid":false,"given":"Zunsong","family":"Yang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8301-0359","authenticated-orcid":false,"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5681-0010","authenticated-orcid":false,"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0854-8559","authenticated-orcid":false,"given":"Xinyu","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454537"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454445"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365800"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731649"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417973"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757334"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946226"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317151"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822710"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310212"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662481"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870551"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231356"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731713"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310349"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731596"},{"key":"ref24","first-page":"348","article-title":"19.1 a 7.5 GHz subharmonic injection-locked clock multiplier with a 62.5 MHz reference, -259.7dB FoMJ, and -56.6dBc reference spur","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Choi"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321200"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487794"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3320886"},{"key":"ref29","first-page":"276","article-title":"25.5 A self-calibrated 1.2-to-3.8 GHz 0.0052 mm2 synthesized Fractional-N MDLL using a 2b time-period comparator in 22nm FinFET CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"51","author":"Kundu"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3154752"},{"key":"ref31","first-page":"1","article-title":"A 122fsrms-jitter and \u201360dBc-reference-spur 12.24 GHz MDLL with a 102\u2013multiplication factor using a power-gating technique","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Cho"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995326"},{"key":"ref33","first-page":"494","article-title":"29.7 a 2.5 GHz injection-locked ADPLL with 197fs_rms integrated jitter and \u201365dBc reference spur using time-division dual calibration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kim"},{"key":"ref34","first-page":"260","article-title":"16.3 a \u2013246dB jitter-FoM 2.4 GHz calibration-free ring-oscillator PLL achieving 9% jitter variation over PVT","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"51","author":"Yang"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310351"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768411"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502365"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870305"},{"key":"ref39","first-page":"378","article-title":"A 188fs_rms-jitter and \u2013243d8-FoMjitter 5.2 GHz-ring-DCO-based fractional-N digital PLL with a 1\/8 DTC-range-reduction technique using a quadruple-timing-margin phase selector","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Hwang"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2302747"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10903209\/10742924.pdf?arnumber=10742924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:21Z","timestamp":1764701301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10742924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":44,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3486291","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}