{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T19:25:45Z","timestamp":1764617145027,"version":"3.46.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Samsung Electronics Company Ltd., Hwaseong, South Korea"},{"name":"EDA Tool through IC Design Education Center (IDEC), South Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/jssc.2024.3487228","type":"journal-article","created":{"date-parts":[[2024,11,5]],"date-time":"2024-11-05T13:32:14Z","timestamp":1730813534000},"page":"2215-2225","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Voltage Area-Efficient TSV I\/O With QEC Realizing Data Rate up to 15 Gb\/s for TSV Interface"],"prefix":"10.1109","volume":"60","author":[{"given":"Taeryeong","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4523-6047","authenticated-orcid":false,"given":"Ji-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"given":"Jeonghyeok","family":"You","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"given":"Hohyun","family":"Chae","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"given":"Byoung","family":"Mo Moon","sequence":"additional","affiliation":[{"name":"Memory Division, FLASH and DRAM Design Team, Samsung Electronics, Hwaseong, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8094-9843","authenticated-orcid":false,"given":"Kyomin","family":"Sohn","sequence":"additional","affiliation":[{"name":"Memory Division, FLASH and DRAM Design Team, Samsung Electronics, Hwaseong, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-OoK","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454440"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232096"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193354"},{"key":"ref4","first-page":"142","article-title":"A compact low-power 3D I\/O in 45 nm CMOS","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf.","author":"Liu"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362660"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3153666"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830160"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3285896"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2786716"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2858810"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2973640"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567848"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"volume-title":"High Bandwidth Memory DRAM(HBM3)","year":"2022","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2569441"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11018061\/10745250.pdf?arnumber=10745250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:24:36Z","timestamp":1764613476000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3487228","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}