{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:57:45Z","timestamp":1764701865579,"version":"3.46.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/jssc.2024.3509958","type":"journal-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T14:15:26Z","timestamp":1734012926000},"page":"197-204","source":"Crossref","is-referenced-by-count":0,"title":["A 3 nm-FinFET 4.3 GHz 21.1 Mb\/mm\n                    <sup>2<\/sup>\n                    Double-Pumping 1-Read and 1-Write Psuedo-2-Port SRAM With a Folded Bitline Multi-Bank Architecture"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7211-7175","authenticated-orcid":false,"given":"Masaru","family":"Haraguchi","sequence":"first","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yorinobu","family":"Fujino","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshisato","family":"Yokoyama","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Hung","family":"Chang","sequence":"additional","affiliation":[{"name":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[{"name":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Chen","family":"Cheng","sequence":"additional","affiliation":[{"name":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9986-5308","authenticated-orcid":false,"given":"Koji","family":"Nii","sequence":"additional","affiliation":[{"name":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[{"name":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yung","family":"Jonathan Chang","sequence":"additional","affiliation":[{"name":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/icm.2008.5393826"},{"key":"ref2","first-page":"58","article-title":"A family of 45 nm IA processors","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kumar"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8225996"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.2979046"},{"key":"ref5","first-page":"38","article-title":"\"Zen 4\u2019: The AMD 5 nm 5.7 GHz x86\u201364 microprocessor core","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Munger"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2013.6658451"},{"key":"ref8","first-page":"126","article-title":"Dual-VCC 8T-bitcell SRAM array in 22 nm tri-gate CMOS for energy-efficient operation across wide dynamic voltage range","volume-title":"Proc. Symp. VLSI Technol.","author":"Kulkarni"},{"key":"ref9","first-page":"312","article-title":"A 64kb 16 nm asynchronous disturb current free 2-port SRAM with PMOS pass-gates for FinFET technologies","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Fujiwara"},{"key":"ref10","first-page":"266","article-title":"A 0.094 um2 high density and aging resilient 8T SRAM with 14 nm FinFET technology featuring 560 mV V_MIN with read and write assist","volume-title":"Proc. Symp. VLSI Circuits","author":"Koo"},{"key":"ref11","first-page":"308","article-title":"5.6Mb\/mm2 1R1W 8T SRAM arrays operating down to 560 mV utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14 nm FinFET CMOS technology","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Keane"},{"key":"ref12","first-page":"145","article-title":"A configurable 2-in-1 SRAM compiler with constant-negative-level write driver for low V_MIN in 16 nm fin-FET CMOS","volume-title":"Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)","author":"Wu"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573460"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252504"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3336773"},{"key":"ref16","first-page":"1","article-title":"A 4.0 GHz UHS pseudo two-port SRAM with BL charge time reduction and flying word-line for HPC applications in 4 nm FinFET technology","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits","author":"Kim"},{"key":"ref17","first-page":"200","article-title":"A 5 GHz 7 nm L1 cache memory compiler for high-speed computing and mobile applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Clinton"},{"key":"ref18","first-page":"206","article-title":"A 7 nm 256Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-V_MIN applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chang"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3440970"},{"key":"ref20","first-page":"280","article-title":"A 3 nm FinFET 4.3 GHz 21.1Mb\/mm2 double-pumping 1-read and 1-write pseudo-2-port SRAM with folded-bitline multi-bank architecture","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Haraguchi"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10856383\/10794656.pdf?arnumber=10794656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:15Z","timestamp":1764701295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10794656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3509958","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}