{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:50:48Z","timestamp":1774021848166,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency","award":["FA8650-18-2-7866"],"award-info":[{"award-number":["FA8650-18-2-7866"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/jssc.2024.3512360","type":"journal-article","created":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T19:25:05Z","timestamp":1734377105000},"page":"1856-1866","source":"Crossref","is-referenced-by-count":4,"title":["A Fully Row\/Column-Parallel MRAM in-Memory Computing Macro With Memory-Resistance Boosting and Weighted Multi-Column ADC Readout"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8029-1060","authenticated-orcid":false,"given":"Peter","family":"Deaville","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0605-6032","authenticated-orcid":false,"given":"Bonan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8208-5030","authenticated-orcid":false,"given":"Naveen","family":"Verma","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref7","first-page":"2.2.1","article-title":"1Gbit high density embedded STT-MRAM in 28 nm FDSOI technology","author":"Lee","year":"2019","journal-title":"IEDM Tech. Dig."},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830153"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372015"},{"key":"ref11","first-page":"2.3.1","article-title":"Manufacturable 22 nm FD-SOI embedded MRAM technology for industrial-grade MCU and IoT applications","author":"Naik","year":"2019","journal-title":"IEDM Tech. Dig."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365939"},{"key":"ref13","first-page":"1","article-title":"STT-MRAM: A robust embedded non-volatile memory with superior reliability and immunity to external magnetic field and RF sources","volume-title":"Proc. Symp. VLSI Technol.","author":"Naik"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC53440.2021.9631798"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01010-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998174"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref21","first-page":"245","article-title":"16.1 A 22 nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7TOPS\/W for tiny AI edge devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Xue"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2992228"},{"key":"ref25","first-page":"404","article-title":"29.1 A 40 nm 64Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yoon"},{"key":"ref26","first-page":"1","article-title":"A 40 nm 64kb 26.56TOPS\/W 2.37Mb\/mm2RRAM binary\/compute-in-memory macro with 4.23x improvement in density and >75% use of sensing dynamic range","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Spetalnick"},{"key":"ref27","first-page":"1","article-title":"A 2.38 MCells\/mm2 9.81 -350 TOPS\/W RRAM compute-in-memory macro in 40 nm CMOS with hybrid Offset\/IOFF cancellation and ICELL RBLSL drop mitigation","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Spetalnick"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref29","first-page":"500","article-title":"A 28 nm 2Mb STT-MRAM computing-in-memory macro with a refined bit-cell and 22.4 -41.5TOPS\/W for AI inference","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Cai"},{"key":"ref30","first-page":"496","article-title":"A 22 nm 8Mb STT-MRAM near-memory-computing macro with 8b-precision and 46.4\u2013160.1TOPS\/W for edge-AI devices","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chiu"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2023.3258431"},{"key":"ref32","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Hubara"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869867"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8683521"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052981"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3500929"},{"key":"ref37","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530557"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10976259\/10801203.pdf?arnumber=10801203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T05:25:22Z","timestamp":1745558722000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10801203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":38,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3512360","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}