{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:43:35Z","timestamp":1772300615168,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Research and Development Program through the National Research Foundation of Korea by Ministry of Science and Information and Communications Technology","award":["RS-2024-00409692"],"award-info":[{"award-number":["RS-2024-00409692"]}]},{"name":"Artificial Intelligence Semiconductor Support Program to Nurture the Best Talents by the Korea Government","award":["IITP-2023-RS-2023-00256081"],"award-info":[{"award-number":["IITP-2023-RS-2023-00256081"]}]},{"name":"New Faculty Startup Fund from Seoul National University"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/jssc.2024.3523474","type":"journal-article","created":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:31:32Z","timestamp":1736541092000},"page":"1632-1643","source":"Crossref","is-referenced-by-count":5,"title":["A Low-Jitter and Wide-Frequency-Range D-Band Frequency Synthesizer With a Subsampling PLL and a Harmonic-Boosting Frequency Multiplier"],"prefix":"10.1109","volume":"60","author":[{"given":"Seohee","family":"Jung","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3031-9189","authenticated-orcid":false,"given":"Jaeho","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9074-617X","authenticated-orcid":false,"given":"Jooeun","family":"Bang","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7733-7821","authenticated-orcid":false,"given":"Sarang","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2947-6999","authenticated-orcid":false,"given":"Heein","family":"Yoon","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Ulsan Institute of Science and Technology (UNIST), Ulsan, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3055-8684","authenticated-orcid":false,"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2931610"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945263"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2017.2719924"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2058150"},{"issue":"3","key":"ref5","first-page":"20","article-title":"D-band high gain and wide bandwidth power amplifier design in 65nm CMOS adopting dual-peak Gmax technique","volume":"9","author":"Jeon","year":"2023","journal-title":"IDEC J. Integr. Circuits Syst."},{"issue":"4","key":"ref6","first-page":"45","article-title":"Design of an H-band frequency tripler and buffer amplifier IC in 250-nm InP HBT process","volume":"8","author":"Kim","year":"2022","journal-title":"IDEC J. Integr. Circuits Syst."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740264"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365956"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123156"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067293"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3296083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310283"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936765"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662532"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3297618"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365815"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062921"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116149"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2010.5560323"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2906614"},{"key":"ref23","first-page":"364","article-title":"264-to-287 GHz, \u20132.5dBm output power, and \u201392dBc\/Hz 1 MHz-phase-noise CMOS signal source adopting a 75fsrms jitter D-band cascaded sub-sampling PLL","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Moon"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454484"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2954232"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777982"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2180399"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2014.6851667"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2581816"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883397"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC61187.2024.10600001"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662364"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2528997"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218397"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830187"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2504411"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2690864"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7418056"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258793"},{"key":"ref42","volume-title":"Phase-Locked Loops: Design, Simulation and Application","author":"Best","year":"2007"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2009.4977415"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2117050"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2011.5940606"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063119"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3156901"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10976259\/10836228.pdf?arnumber=10836228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T17:40:23Z","timestamp":1745602823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10836228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3523474","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}