{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:52:34Z","timestamp":1772121154774,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Intel Internal Research and Development Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/jssc.2025.3529738","type":"journal-article","created":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T18:53:51Z","timestamp":1738781631000},"page":"1265-1276","source":"Crossref","is-referenced-by-count":5,"title":["A Monolithic 5.7 A\/mm<sup>2<\/sup> 91% Peak Efficiency Scalable Multistage Modular Switched Capacitor Voltage Regulator for Base Die Vertical Power Delivery in 3D-ICs"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2767-215X","authenticated-orcid":false,"given":"Xiaosen","family":"Liu","sequence":"first","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4809-7424","authenticated-orcid":false,"given":"Jingshu","family":"Yu","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5426-7697","authenticated-orcid":false,"given":"Minxiang","family":"Gong","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4242-5563","authenticated-orcid":false,"given":"Nicolas","family":"Butzen","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Sheldon","family":"Weng","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-8339","authenticated-orcid":false,"given":"Harish K.","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2271-4314","authenticated-orcid":false,"given":"Krishnan","family":"Ravichandran","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Ramez H.","family":"Ahangharnejhad","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Waldemer","family":"James","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Pelto","family":"Christopher","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0317-4332","authenticated-orcid":false,"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hillsboro, OR, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3337171"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/apec43599.2022.9773677"},{"key":"ref3","first-page":"258","article-title":"A 10A computational digital LDO achieving 263A\/mm2 current density with distributed power-gating switches and time-based fast-transient controller for mobile SoC application in 3 nm GAAFET","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Ashourloo"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067368"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2014.6803344"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830385"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454473"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454349"},{"key":"ref10","first-page":"154","article-title":"A fully integrated voltage regulator in 14 nm CMOS with package-embedded air-core inductor featuring self-trimmed, digitally controlled variable on-time discontinuous conduction mode operation","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Schaef"},{"key":"ref11","first-page":"188","article-title":"A 30 MHz hybrid buck converter with 36 mV droop and 125 ns 1% settling time for a 1.25A\/2ns load transient","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Cheng"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731550"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662475"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731576"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3416408"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454535"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067583"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884351"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067315"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870319"},{"key":"ref22","first-page":"90","article-title":"A sub-ns response on-chip switched-capacitor DC\u2013DC voltage regulator delivering 3.7W\/mm2 at 90% efficiency using deep-trench capacitors in 32 nm SOI CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Andersen"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2733539"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454555"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10944491\/10873362.pdf?arnumber=10873362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T03:33:35Z","timestamp":1743219215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3529738","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}