{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T17:42:33Z","timestamp":1776274953939,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100017366","name":"Key Research and Development Program in 2020 of Jiangbei New Area, Nanjing","doi-asserted-by":"publisher","award":["ZDYF20200120"],"award-info":[{"award-number":["ZDYF20200120"]}],"id":[{"id":"10.13039\/100017366","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/jssc.2025.3531235","type":"journal-article","created":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T13:55:21Z","timestamp":1738158921000},"page":"3136-3147","source":"Crossref","is-referenced-by-count":3,"title":["A 1\u201321-GHz, 1.95\u20133.1-dB NF Ultra-Wideband LNA With\n                    <i>G\u2098<\/i>\n                    -Assisted-Feedback Noise Suppression Achieving 140-Gb\/s Data Rate in 40-nm CMOS"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9638-0895","authenticated-orcid":false,"given":"Sicheng","family":"Han","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7773-1619","authenticated-orcid":false,"given":"Yun","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-3601-424X","authenticated-orcid":false,"given":"Yunhao","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9028-8379","authenticated-orcid":false,"given":"Wen","family":"Zuo","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9177-4551","authenticated-orcid":false,"given":"Wei","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3911-8079","authenticated-orcid":false,"given":"Yun","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7974-9062","authenticated-orcid":false,"given":"Yue","family":"Lin","sequence":"additional","affiliation":[{"name":"ICLegend Micro, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1852-4112","authenticated-orcid":false,"given":"Hongtao","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/rfic51843.2021.9490421"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2090357"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922737"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC54547.2023.10186157"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529101"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC54546.2022.9863196"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3263503"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2891262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2803299"},{"key":"ref11","volume-title":"RF Microelectronics","author":"Razavi","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2021.3121074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2052406"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/rfic49505.2020.9218307"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2063832"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005434"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2833553"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2023.3323042"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2021.3061290"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2949796"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2277997"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3018680"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc53895.2021.9634822"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995307"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3102602"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631409"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.900208"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840979"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/apmc.2015.7413445"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3353220"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11142458\/10856899.pdf?arnumber=10856899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:24:41Z","timestamp":1764613481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10856899\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3531235","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}