{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:32:38Z","timestamp":1772645558029,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/jssc.2025.3532504","type":"journal-article","created":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T13:38:06Z","timestamp":1742305086000},"page":"1384-1396","source":"Crossref","is-referenced-by-count":4,"title":["A 9-GHz Low-In-Band Noise Sub-Sampling-Chopper PLL With Charge-Share Canceling Technique"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4123-5231","authenticated-orcid":false,"given":"Xiangjian","family":"Kong","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3837-7922","authenticated-orcid":false,"given":"Kai","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Engineering, King’s College London, London, U.K"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4168-6149","authenticated-orcid":false,"given":"Huanlin","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5702-6094","authenticated-orcid":false,"given":"Mingchao","family":"Jian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Lian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert","family":"Bogdan Staszewski","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5324-2839","authenticated-orcid":false,"given":"Chunbing","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2763960"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2814040"},{"key":"ref4","volume-title":"Design of Analog CMOS Integrated Circuit.","author":"Razavi","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959735"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105335"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3242617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662364"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347983"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067638"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3236309"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094934"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3043165"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631552"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.818916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215792"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052730"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056968"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642207"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185366"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731578"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116860"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883090"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492419"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/10944491\/10930756.pdf?arnumber=10930756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:24:42Z","timestamp":1764613482000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10930756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3532504","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}