{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T00:17:35Z","timestamp":1784679455260,"version":"3.55.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund (FDCT), Macau","doi-asserted-by":"publisher","award":["0160\/2022\/A"],"award-info":[{"award-number":["0160\/2022\/A"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund (FDCT), Macau","doi-asserted-by":"publisher","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG-GRG2023-00012-IME"],"award-info":[{"award-number":["MYRG-GRG2023-00012-IME"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hetao Shenzhen-Hong Kong Science and Technology (SZ-HK S&T) Innovation Cooperation Zone Project","award":["HTHZQSWS-KCCYB-2023030"],"award-info":[{"award-number":["HTHZQSWS-KCCYB-2023030"]}]},{"name":"Department of Science and Technology of Guangdong Province and FDCT, Macau","award":["0040\/2024\/AGJ"],"award-info":[{"award-number":["0040\/2024\/AGJ"]}]},{"DOI":"10.13039\/100012905","name":"Zhuhai Science and Technology Innovation Bureau","doi-asserted-by":"publisher","award":["2220004002683"],"award-info":[{"award-number":["2220004002683"]}],"id":[{"id":"10.13039\/100012905","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/jssc.2025.3532544","type":"journal-article","created":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T13:53:51Z","timestamp":1738763631000},"page":"3033-3042","source":"Crossref","is-referenced-by-count":5,"title":["An 800-MHz 8.17-TOPS\/W 0.63-TOPS\/mm\n                    <sup>2<\/sup>\n                    Memory-Utilization-Aware CNN Accelerator Featuring a Memory Stationary Dataflow"],"prefix":"10.1109","volume":"60","author":[{"given":"Jixuan","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7574-4755","authenticated-orcid":false,"given":"Ka-Fai","family":"Un","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9079-5227","authenticated-orcid":false,"given":"Wei-Han","family":"Yu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, and the Faculty of Science and Technology, Department of ECE, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3059882"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067774"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067644"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946771"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634838"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref14","article-title":"SqueezeNet: AlexNet-level accuracy with 50\u00d7 fewer parameters and <0.5MB model size","author":"Iandola","year":"2016","journal-title":"arXiv:1602.07360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113569"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3153288"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3095283"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3180553"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043870"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067269"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.634"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.01167"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref25","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Krizhevsky"},{"key":"ref26","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Simonyan"},{"key":"ref27","article-title":"DiracNets: Training very deep neural networks without skip-connections","author":"Zagoruyko","year":"2017","journal-title":"arXiv:1706.00388"},{"key":"ref28","first-page":"8935","article-title":"Residual distillation: Towards portable deep neural networks without shortcuts","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NeurIPS)","volume":"33","author":"Li"},{"key":"ref29","first-page":"1","article-title":"Channel gating neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Hua"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00528"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref32","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"Choi","year":"2018","journal-title":"arXiv:1805.06085"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-20083-0_16"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01352"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141050"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11095840\/10873361.pdf?arnumber=10873361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:26Z","timestamp":1764701306000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":41,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3532544","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}