{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:03:27Z","timestamp":1790442207493,"version":"4.1.0"},"reference-count":88,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Massachusetts Institute of Technology (MIT)-Massachusetts Institute of Technology (IBM) Watson AI Lab, NSF Graduate Research Fellowship Program","award":["1745302"],"award-info":[{"award-number":["1745302"]}]},{"name":"MathWorks Engineering Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/jssc.2025.3534753","type":"journal-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T13:36:41Z","timestamp":1738849001000},"page":"3390-3402","source":"Crossref","is-referenced-by-count":7,"title":["Digital In-Memory Compute for Machine Learning Applications With Input and Model Security"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7621-2224","authenticated-orcid":false,"given":"Maitreyi","family":"Ashok","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4204-3829","authenticated-orcid":false,"given":"Saurav","family":"Maji","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-2268","authenticated-orcid":false,"given":"Xin","family":"Zhang","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Cohn","sequence":"additional","affiliation":[{"name":"MIT-IBM Watson AI Laboratory, Cambridge, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5977-2748","authenticated-orcid":false,"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772817"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"issue":"15","key":"ref8","doi-asserted-by":"crossref","first-page":"6790","DOI":"10.3390\/app11156790","article-title":"Physical side-channel attacks on embedded neural networks: A survey","volume":"11","author":"M\u00e9ndez Real","year":"2021","journal-title":"Appl. Sci."},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274696"},{"key":"ref10","first-page":"515","article-title":"CSI NN: Reverse engineering of neural network architectures through electromagnetic side channel","volume-title":"Proc. USENIX Secur. Symp.","author":"Batina"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/ijsn.2015.071829"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/sp.2017.41"},{"key":"ref13","article-title":"Adversarial attacks and defences: A survey","author":"Chakraborty","year":"2018","journal-title":"arXiv:1810.00069"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00130"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3374638"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC56010.2022.9908104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409319"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530439"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/cit2.12026"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2023.3253603"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465773"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ARES.2013.52"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3411504.3421214"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3215670"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185228"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3120296"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/359168.359176"},{"key":"ref35","first-page":"313","article-title":"Safeguarding cryptographic keys","volume-title":"Proc. Int. Workshop Manag. Requirements Knowl. (MARK)","author":"Blakley"},{"key":"ref36","first-page":"1","article-title":"Consolidating masking schemes","volume-title":"Proc. Cryptol. ePrint Arch.","author":"Reparaz"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996426"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3465377"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415649"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44706-7_10"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47989-6_37"},{"key":"ref44","first-page":"1","article-title":"Uniform first-order threshold implementations","volume-title":"Proc. Cryptol. ePrint Arch.","author":"Beyne"},{"key":"ref45","first-page":"1","article-title":"Higher-order threshold implementations","volume-title":"Proc. Cryptol. ePrint Arch.","author":"Bilgin"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08302-5_13"},{"key":"ref47","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Hubara"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038616"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-28166-7_27"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_7"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027806"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3211705"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830365"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2566673"},{"key":"ref58","volume-title":"ASCON V1.2","author":"Dobraunig","year":"2019"},{"key":"ref59","volume-title":"Lightweight Cryptography","year":"2022"},{"key":"ref60","first-page":"1","article-title":"Can LWC and PEC be friends: Evaluating lightweight ciphers in privacy-enhancing cryptography","volume-title":"Proc. NIST Lightweight Cryptogr. Workshop","author":"Mandal"},{"key":"ref61","volume-title":"The KECCAK Reference","author":"Bertoni","year":"2011"},{"key":"ref62","doi-asserted-by":"crossref","first-page":"470","DOI":"10.1016\/j.micpro.2016.10.006","article-title":"ASCON hardware implementations and side-channel evaluation","volume":"52","author":"Gross","year":"2017","journal-title":"Microprocessors Microsyst."},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405850"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_17"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963002"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008504"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055318"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366019"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224331"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757433"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref75","first-page":"1","article-title":"A physically unclonable function with BER <10-8 for robust chip authentication using oscillator collapse in 40 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yang"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_26"},{"key":"ref77","volume-title":"Randomness Requirements for Security","author":"Crocker","year":"2005"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855586"},{"key":"ref79","volume-title":"Chipwhisperer","year":"2020"},{"key":"ref80","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume-title":"Proc. Int. Workshop Cryptograph. Hardw. Embedded Syst.","volume":"3156","author":"Brier"},{"key":"ref81","first-page":"1","article-title":"Lightweight but not easy: Side-channel analysis of the Ascon authenticated cipher on a 32-bit microcontroller","volume-title":"Proc. Cryptol. ePrint Arch.","author":"Weissbart"},{"key":"ref82","volume-title":"Test Vector Leakage Assessment (TVLA) Derived Test Requirements (DTR) With AES 1 Document","year":"2015"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref84","first-page":"768","article-title":"Various techniques used in connection with random digits","volume":"5","author":"Von Neumann","year":"1963","journal-title":"John Von Neumann, Collected Works"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-22r1a"},{"issue":"1","key":"ref86","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/S0019-9958(60)90287-4","article-title":"On a class of error correcting binary group codes","volume":"3","author":"Bose","year":"1960","journal-title":"Inf. Control"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00083"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00083"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/11142458\/10876380-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11142458\/10876380.pdf?arnumber=10876380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T05:17:08Z","timestamp":1756271828000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10876380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":88,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3534753","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}