{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T15:18:29Z","timestamp":1771687109048,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/jssc.2025.3548028","type":"journal-article","created":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T15:18:34Z","timestamp":1742570314000},"page":"3228-3241","source":"Crossref","is-referenced-by-count":3,"title":["Design Considerations of High- Frequency-Reference Fractional- N PLL: Architecture and Nonidealities"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5067-7042","authenticated-orcid":false,"given":"Dihang","family":"Yang","sequence":"first","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3241-8255","authenticated-orcid":false,"given":"David","family":"Murphy","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2765-4843","authenticated-orcid":false,"given":"Hooman","family":"Darabi","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arya","family":"Behzad","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0865-7176","authenticated-orcid":false,"given":"Richard","family":"Ruby","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6384-6729","authenticated-orcid":false,"given":"Reed","family":"Parker","sequence":"additional","affiliation":[{"name":"Broadcom Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/rfic51843.2021.9490409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref4","volume-title":"Signals and Noise in Communication Systems","author":"Rowe","year":"1965"},{"key":"ref5","volume-title":"Signals and Systems","author":"Oppenheim","year":"1983"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref7","volume-title":"Phase-Locked Loops Theory, Design, and Applications","author":"Best","year":"1993"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523197"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067351"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826338"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.1957.1104783"},{"key":"ref18","article-title":"Jitter, phase noise and spurs in frequency multiplying delay-locked loops: A simple model and analysis","author":"Yang","year":"2015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2189061"},{"key":"ref20","article-title":"Simulating the phase noise contribution of the divider in a phase lock loop","author":"Terrovitis","year":"2003","journal-title":"Designer\u2019s Guide"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3263075"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2009.2030110"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662494"},{"key":"ref25","article-title":"A multi-loop calibration-free phase-locked loop (PLL) for wideband clock generation","author":"Yang","year":"2019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3037311"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731628"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911315"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2290298"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063135"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063094"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870441"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3149239"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417963"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2579161"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11142458\/10934764.pdf?arnumber=10934764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:24:41Z","timestamp":1764613481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10934764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":43,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3548028","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}