{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T04:16:13Z","timestamp":1781842573465,"version":"3.54.5"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/jssc.2025.3551156","type":"journal-article","created":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:25:41Z","timestamp":1742959541000},"page":"3707-3719","source":"Crossref","is-referenced-by-count":4,"title":["A 71.5-dB SNDR 475-MS\/s Ringamp-Based Pipelined SAR ADC With On-Chip Bit-Weight Calibration"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3988-4360","authenticated-orcid":false,"given":"Chao","family":"Chen","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhu","family":"Yuan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8735-2989","authenticated-orcid":false,"given":"Peng","family":"Cao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4150-0971","authenticated-orcid":false,"given":"Jiawei","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9968-5964","authenticated-orcid":false,"given":"Zhiliang","family":"Hong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3344461"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3290119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3133829"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3015863"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2926648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2943935"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886327"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948170"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454297"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3307435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662319"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2879923"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3053893"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454431"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914260"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169854"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.839534"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.816921"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330694"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000501"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291051"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631448"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051855"},{"key":"ref32","first-page":"94","article-title":"A 75.9dB-SNDR 2.96 mW 29fJ\/conv-step ringamp-only pipelined ADC","volume-title":"Proc. Symp. VLSI Circuits","author":"Hershberg"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182091"},{"key":"ref34","first-page":"60","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387532"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052842"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2493167"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref39","first-page":"264","article-title":"A 1-V, 8b, 40MS\/s, 113 \u03bcW charge-recycling SAR ADC with a 14 \u03bcW asynchronous controller","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Tsai"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2010.5560283"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11183661\/10938680.pdf?arnumber=10938680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T05:28:22Z","timestamp":1759296502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10938680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":43,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3551156","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}