{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:47:29Z","timestamp":1774720049318,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100017170","name":"European Union\u2019s Horizon 2020 Research and Innovation Program","doi-asserted-by":"publisher","award":["860713"],"award-info":[{"award-number":["860713"]}],"id":[{"id":"10.13039\/501100017170","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macao Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0007\/2023\/ITP1"],"award-info":[{"award-number":["0007\/2023\/ITP1"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macao Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0151\/2022\/A3"],"award-info":[{"award-number":["0151\/2022\/A3"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macao Science and Technology Development Fund","doi-asserted-by":"publisher","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/jssc.2025.3552098","type":"journal-article","created":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T23:36:05Z","timestamp":1743204965000},"page":"3859-3875","source":"Crossref","is-referenced-by-count":2,"title":["A Cryo-CMOS Wideband Mode-Switching Class-F VCO With Harmonic-Resonance Self-Alignment"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-6626-2838","authenticated-orcid":false,"given":"Yue","family":"Wu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST ECE, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6978-0282","authenticated-orcid":false,"given":"Yatao","family":"Peng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST ECE, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1500-742X","authenticated-orcid":false,"given":"Andrea","family":"Ruffino","sequence":"additional","affiliation":[{"name":"Advanced Quantum Architecture Laboratory, École Polytechnique Fédérale de Lausanne (EPFL), Neuchâtel, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3569-5140","authenticated-orcid":false,"given":"Jad","family":"Benserhir","sequence":"additional","affiliation":[{"name":"Advanced Quantum Architecture Laboratory, École Polytechnique Fédérale de Lausanne (EPFL), Neuchâtel, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-4551","authenticated-orcid":false,"given":"Jun","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST ECE, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and the Institute of Microelectronics, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST ECE, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0620-3365","authenticated-orcid":false,"given":"Edoardo","family":"Charbon","sequence":"additional","affiliation":[{"name":"Integrated Devices, Electronics, and Systems Laboratory, ETH Zürich, Zürich, Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875099"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602214"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365761"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124971"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063117"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642207"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2379265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.877439"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737549"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067803"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc59616.2023.10268771"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024678"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3223629"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454356"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063100"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067832"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121234"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431447"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/82.861403"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.893647"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.914841"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128316"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMS19712.2021.9574931"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"issue":"6","key":"ref28","first-page":"538","article-title":"Still more on the 1\/f2 phase noise performance of harmonic oscillators","volume":"63","author":"Pepe","year":"2016","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2604008"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2411678"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2022.3186979"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3116975"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199997"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC61187.2024.10600042"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2986722"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529218"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697442"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2155750"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867269"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662205"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731542"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2024.3432283"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454525"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3235347"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731752"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3059442"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3174605"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11183661\/10944771.pdf?arnumber=10944771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T20:49:54Z","timestamp":1768510194000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10944771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":47,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3552098","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}