{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T19:11:25Z","timestamp":1776280285151,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Hong Kong Research Grants Council through the Areas of Excellence (AoE) Scheme","award":["AoE\/E-601\/22-R"],"award-info":[{"award-number":["AoE\/E-601\/22-R"]}]},{"name":"General Research Fund","award":["16205522"],"award-info":[{"award-number":["16205522"]}]},{"name":"General Research Fund","award":["16205023"],"award-info":[{"award-number":["16205023"]}]},{"name":"Shenzhen Science and Technology Major Project","award":["20231023100159002"],"award-info":[{"award-number":["20231023100159002"]}]},{"name":"Shenzhen Science and Technology Major Project","award":["20240903100208012"],"award-info":[{"award-number":["20240903100208012"]}]},{"name":"HC-CN-ZXIC","award":["20240528002"],"award-info":[{"award-number":["20240528002"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/jssc.2025.3552590","type":"journal-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T13:15:04Z","timestamp":1744290904000},"page":"4227-4241","source":"Crossref","is-referenced-by-count":2,"title":["A 56-Gb\/s PAM-4 VCSEL Transmitter With Piecewise Compensation Scheme in 40-nm CMOS"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8902-302X","authenticated-orcid":false,"given":"Fuzhan","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5882-8781","authenticated-orcid":false,"given":"Chongyun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8704-4505","authenticated-orcid":false,"given":"Quan","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8725-8148","authenticated-orcid":false,"given":"C. Patrick","family":"Yue","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2010.2081350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8624030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2553040"},{"key":"ref4","first-page":"222","article-title":"A 20 Gb\/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13 \u03bcm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kucharski"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2018.2841841"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3192711"},{"key":"ref7","first-page":"C268","article-title":"A 64 Gb\/s 2.29 pJ\/b PAM-4 VCSEL transmitter with 3-tap asymmetric FFE in 65 nm CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Hwang"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634801"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2017.7993600"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454455"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268794"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987712"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365840"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454558"},{"key":"ref17","first-page":"152","article-title":"40 Gb\/s 4:1 MUX\/1:4 DEMUX in 90 nm standard CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kanda"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/cicc51472.2021.9431514"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746672"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3112398"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2022.3149372"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519389"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878850"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3384936"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268797"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11230034\/10960651.pdf?arnumber=10960651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:27Z","timestamp":1764701307000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10960651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":27,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3552590","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}