{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:23:38Z","timestamp":1773843818721,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of the Ministry of Science and Technology","doi-asserted-by":"publisher","award":["2021YFE0204000"],"award-info":[{"award-number":["2021YFE0204000"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Science and Technology Program","award":["KQTD20200820113051096"],"award-info":[{"award-number":["KQTD20200820113051096"]}]},{"DOI":"10.13039\/501100017610","name":"Scientific and TechnologicalInnovation (STI) 2030-Major Projects","doi-asserted-by":"publisher","award":["2022ZD0210600"],"award-info":[{"award-number":["2022ZD0210600"]}],"id":[{"id":"10.13039\/501100017610","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/jssc.2025.3558287","type":"journal-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T13:40:49Z","timestamp":1745329249000},"page":"3790-3801","source":"Crossref","is-referenced-by-count":3,"title":["A 29.12-TOPS\/W Vector Systolic Accelerator With NAS-Optimized DNNs in 28-nm CMOS"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-931X","authenticated-orcid":false,"given":"Kai","family":"Li","sequence":"first","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Mingqiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1368-5837","authenticated-orcid":false,"given":"Ang","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Shuxin","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5519-3258","authenticated-orcid":false,"given":"Quan","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113569"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3234893"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref8","article-title":"Sparse systolic tensor array for efficient CNN hardware acceleration","author":"Liu","year":"2020","journal-title":"arXiv:2009.02381"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3236566"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063155"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043870"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/cicc51472.2021.9431519"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00049"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"ref18","article-title":"Mixed precision quantization of ConvNets via differentiable neural architecture search","author":"Wu","year":"2018","journal-title":"arXiv:1812.00090"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1611.01578"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942052"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137115"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774679"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529039"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3312775"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067643"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref28","first-page":"1","article-title":"BitBlade: Area and energy-efficient precision-scalable neural network accelerator with bitwise summation","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Ryu"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075872"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2993051"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00011"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1016\/j.vlsi.2017.02.002","article-title":"Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm","volume":"58","author":"Stillmaker","year":"2017","journal-title":"Integration"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3312615"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11183661\/10972309.pdf?arnumber=10972309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:32Z","timestamp":1764701312000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10972309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":34,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3558287","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}