{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:35:38Z","timestamp":1784212538303,"version":"3.55.0"},"reference-count":71,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62374156"],"award-info":[{"award-number":["62374156"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/jssc.2025.3558534","type":"journal-article","created":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T13:23:52Z","timestamp":1746105832000},"page":"2341-2353","source":"Crossref","is-referenced-by-count":4,"title":["A Charge-Domain Fractional-N ADPLL Based on Charge-Steering Sampling"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3769-8181","authenticated-orcid":false,"given":"Weichen","family":"Tao","sequence":"first","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhao","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9410-0534","authenticated-orcid":false,"given":"Weiyi","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3685-7666","authenticated-orcid":false,"given":"Yizhe","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3476035"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429041"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2911531"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3154752"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3210212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454375"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106237"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631558"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3171498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2546304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662411"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3297618"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454298"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185269"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529091"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347983"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830382"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/cicc57935.2023.10121208"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454445"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2940332"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116860"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3311681"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454388"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106514"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3343952"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067351"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067719"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911482"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268689"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3383605"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185415"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3143468"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3331519"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3149239"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3358564"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454284"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062948"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3195659"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3339679"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067785"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3321837"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033271"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101046"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3047431"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268691"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454557"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105335"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ESSERC62670.2024.10719460"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072344"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757387"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11071629\/10981601.pdf?arnumber=10981601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:48:23Z","timestamp":1764701303000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10981601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":71,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3558534","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}