{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T17:15:47Z","timestamp":1787159747794,"version":"3.56.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/jssc.2025.3560870","type":"journal-article","created":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T13:40:33Z","timestamp":1745588433000},"page":"331-342","source":"Crossref","is-referenced-by-count":5,"title":["A Low-Jitter Fractional-\n                    <i>N<\/i>\n                    Digital PLL With Spur Cancellation Based on a Multi-DTC Topology"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8963-1575","authenticated-orcid":false,"given":"Giacomo","family":"Castoro","sequence":"first","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5983-5609","authenticated-orcid":false,"given":"Simone M.","family":"Dartizio","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2684-8549","authenticated-orcid":false,"given":"Michele","family":"Rossoni","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9743-5726","authenticated-orcid":false,"given":"Francesco","family":"Tesolin","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2986-9570","authenticated-orcid":false,"given":"Francesco","family":"Buccoleri","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dmytro","family":"Cherniak","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Villach, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7084-0721","authenticated-orcid":false,"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-514X","authenticated-orcid":false,"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0895-1700","authenticated-orcid":false,"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731683"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116860"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067719"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454388"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631343"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121180"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454284"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106514"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878836"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731646"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757387"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454557"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3321837"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529102"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454495"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121261"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3408714"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8428846"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417971"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993678"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062948"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3311681"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067351"},{"key":"ref36","volume-title":"Discrete-Time Signal Processing","author":"Oppenheim","year":"1999"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310342"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3383605"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731561"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3272483"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2013.2248080"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826338"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870440"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2014.6942026"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3469556"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3228899"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365768"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3297618"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3456105"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11318064\/10976732.pdf?arnumber=10976732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T06:58:43Z","timestamp":1767077923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10976732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":53,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3560870","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}