{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:39Z","timestamp":1772119479208,"version":"3.50.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62304047"],"award-info":[{"award-number":["62304047"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62488101"],"award-info":[{"award-number":["62488101"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"PCL-CMCC Foundation for Science and Innovation","doi-asserted-by":"publisher","award":["2024ZY2B0070"],"award-info":[{"award-number":["2024ZY2B0070"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/jssc.2025.3571315","type":"journal-article","created":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T14:02:51Z","timestamp":1748440971000},"page":"736-749","source":"Crossref","is-referenced-by-count":3,"title":["A 22-nm 109.3-to-249.5-TFLOPS\/W Outlier-Aware Floating-Point SRAM Compute-in-Memory Macro for Large Language Models"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-0916-8486","authenticated-orcid":false,"given":"Siqi","family":"He","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6412-3996","authenticated-orcid":false,"given":"Haozhe","family":"Zhu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"given":"Hongyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"given":"Yujie","family":"Ma","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"given":"Zexing","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5766-4225","authenticated-orcid":false,"given":"Mengjie","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1616-9906","authenticated-orcid":false,"given":"Danfeng","family":"Zhai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5980-4236","authenticated-orcid":false,"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7062-831X","authenticated-orcid":false,"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3986-137X","authenticated-orcid":false,"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","article-title":"LLaMA: Open and efficient foundation language models","author":"Touvron","year":"2023","journal-title":"arXiv:2302.13971"},{"key":"ref2","article-title":"OPT: Open pre-trained transformer language models","author":"Zhang","year":"2022","journal-title":"arXiv:2205.01068"},{"key":"ref3","article-title":"GPT-4 technical report","volume-title":"arXiv:2303.08774","author":"OpenAI","year":"2023"},{"key":"ref4","article-title":"Gemini: A family of highly capable multimodal models","author":"Team","year":"2023","journal-title":"arXiv:2312.11805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00986"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref7","article-title":"BERT: A review of applications in natural language processing and understanding","author":"Koroteev","year":"2021","journal-title":"arXiv:2103.11943"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00079"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631311"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589057"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731679"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3433417"},{"key":"ref20","article-title":"A survey of quantization methods for efficient neural network inference","author":"Gholami","year":"2021","journal-title":"arXiv:2103.13630"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589038"},{"key":"ref22","first-page":"1","article-title":"Quantizable transformers: Removing outliers by helping attention heads do nothing","volume-title":"Proc. Int. Conf. Neural Inf. Process. Syst. (NIPS)","author":"Bondarenko"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00080"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v38i12.29237"},{"key":"ref25","first-page":"1","article-title":"SpQR: A sparse-quantized representation for near-lossless LLM weight compression","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Dettmers"},{"key":"ref26","first-page":"17402","article-title":"Outlier suppression: Pushing the limit of low-bit transformer language models","volume-title":"Proc. Int. Conf. Neural Inf. Process. Syst. (NIPS)","author":"Wei"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454447"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454313"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454308"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3363871"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911450"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067779"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"ref37","article-title":"GPTQ: Accurate post-training quantization for generative pre-trained transformers","author":"Frantar","year":"2022","journal-title":"arXiv:2210.17323"},{"key":"ref38","article-title":"Pointer sentinel mixture models","author":"Merity","year":"2016","journal-title":"arXiv:1609.07843"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.3115\/1075812.1075835"},{"key":"ref40","article-title":"Exploring the limits of transfer learning with a unified text-to-text transformer","author":"Raffel","year":"2019","journal-title":"arXiv:1910.10683"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2019.8766229"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731762"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3409356"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731657"},{"key":"ref46","first-page":"699","article-title":"Quant-LLM: Accelerating the serving of large language models via FP6-centric algorithm-system co-design on modern GPUs","volume-title":"Proc. USENIX Secur. Symp.","author":"Xia"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454468"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454567"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3402808"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11368630\/11016687.pdf?arnumber=11016687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T21:03:28Z","timestamp":1769807008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11016687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3571315","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}