{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:41:09Z","timestamp":1780674069610,"version":"3.54.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Institute for AI and Beyond, The University of Tokyo"},{"name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","award":["JP21H03406"],"award-info":[{"award-number":["JP21H03406"]}]},{"name":"Japan Science and Technology Agency (JST)-MIRAI Program","award":["JPMJMI20A1"],"award-info":[{"award-number":["JPMJMI20A1"]}]},{"DOI":"10.13039\/501100008662","name":"Murata Science and Education Foundation","doi-asserted-by":"publisher","award":["M24AN001"],"award-info":[{"award-number":["M24AN001"]}],"id":[{"id":"10.13039\/501100008662","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001695","name":"Toshiba Electronic Devices and Storage Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001695","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/jssc.2025.3595657","type":"journal-article","created":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T18:21:32Z","timestamp":1755282092000},"page":"4543-4556","source":"Crossref","is-referenced-by-count":2,"title":["A Fractional-N Cascaded PLL With MMD-Based Quantization-Error Cancellation"],"prefix":"10.1109","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6515-7727","authenticated-orcid":false,"given":"Haoming","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9021-4541","authenticated-orcid":false,"given":"Yuyang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2551-4863","authenticated-orcid":false,"given":"Masaru","family":"Osada","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1512-4714","authenticated-orcid":false,"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067351"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3469556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3477498"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904556"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3297618"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454557"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2686838"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662488"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3263075"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3037311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3353219"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3516139"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3546983"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3408714"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731575"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904547"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3311681"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3447021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3206837"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904516"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3501215"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185300"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2290298"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2013.2248080"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3496833"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3455269"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299273"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2024.3399228"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904550"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3456105"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11274463\/11127008.pdf?arnumber=11127008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T18:37:26Z","timestamp":1764873446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11127008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3595657","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}