{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T20:39:47Z","timestamp":1777322387159,"version":"3.51.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4401904"],"award-info":[{"award-number":["2022YFB4401904"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473201"],"award-info":[{"award-number":["92473201"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62374126"],"award-info":[{"award-number":["62374126"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62227816"],"award-info":[{"award-number":["62227816"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Research and Development Plan of Shaanxi Province","award":["2024CY2-GJHX-26"],"award-info":[{"award-number":["2024CY2-GJHX-26"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/jssc.2025.3604246","type":"journal-article","created":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:20:43Z","timestamp":1757096443000},"page":"2059-2072","source":"Crossref","is-referenced-by-count":0,"title":["A 0.0006-mm\n                    <sup>2<\/sup>\n                    , 0.13-pJ\/bit, 9\u201321-Gb\/s Sub-Sampling CDR With Inverter-Based Frequency Multiplier and Embedded 1:3 DEMUX in 65-nm CMOS"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-3584-1453","authenticated-orcid":false,"given":"Zhicheng","family":"Dong","sequence":"first","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9447-8763","authenticated-orcid":false,"given":"Xiaoteng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zekai","family":"Yang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1403-7094","authenticated-orcid":false,"given":"Xianting","family":"Su","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4566-1569","authenticated-orcid":false,"given":"Haolin","family":"Han","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Bu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2646-0235","authenticated-orcid":false,"given":"Depeng","family":"Sun","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9942-0069","authenticated-orcid":false,"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7764-1928","authenticated-orcid":false,"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Cloud Data Centers Cost Modeling: A Complete Guide to Planning, Designing and Building a Cloud Data Center","author":"Wu","year":"2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3313524"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2456902"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2017.8126568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3391378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3309665"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3189663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3197061"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124486"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930899"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3030816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980827"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3263963"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067541"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3038865"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140778"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113773"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2885540"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2390613"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2917833"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3119907"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304668"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC60305.2024.10848772"},{"key":"ref29","volume-title":"Design of Integrated Circuits for Optical Communications","author":"Razavi","year":"2012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA60488.2023.10364309"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503721"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/6040.861564"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2461598"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3393896"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/EuMIC61603.2024.10732750"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2894933"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11494345\/11152346.pdf?arnumber=11152346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T19:49:42Z","timestamp":1777319382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11152346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":41,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3604246","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}