{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:57:31Z","timestamp":1783529851308,"version":"3.55.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Project Analog Approximate Accelerators","award":["17703"],"award-info":[{"award-number":["17703"]}]},{"name":"Research Open Technology Programme (OTP) through the Dutch Research Council"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/jssc.2025.3612157","type":"journal-article","created":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T17:39:19Z","timestamp":1759340359000},"page":"2821-2833","source":"Crossref","is-referenced-by-count":1,"title":["Ultra-Low-Power Dynamic-Bias Comparators With Self-Clocked Latch in 65-nm CMOS"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6339-7808","authenticated-orcid":false,"given":"Anojh Kumaran","family":"Rajendra","sequence":"first","affiliation":[{"name":"IC Design Group, University of Twente, Enschede, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7923-1383","authenticated-orcid":false,"given":"Harijot","family":"Singh Bindra","sequence":"additional","affiliation":[{"name":"IC Design Group, University of Twente, Enschede, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6790-5873","authenticated-orcid":false,"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[{"name":"IC Design Group, University of Twente, Enschede, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199438"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731728"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157221"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050808"},{"key":"ref12","first-page":"216","article-title":"Ultra low power A\/D converters using an enhanced differential charge-transfer amplifier","volume-title":"Proc. 26th Eur. Solid-State Circuits Conf.","author":"Marble"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051488"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778277"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778093"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454417"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref18","volume":"2","author":"Rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3446175"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3009437"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3133829"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11538140\/11185358.pdf?arnumber=11185358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T19:56:25Z","timestamp":1780084585000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11185358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3612157","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}