{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:30:45Z","timestamp":1767079845912,"version":"3.48.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/jssc.2025.3615590","type":"journal-article","created":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T17:58:13Z","timestamp":1761587893000},"page":"259-266","source":"Crossref","is-referenced-by-count":0,"title":["0.021-\u03bcm\n                    <sup>2<\/sup>\n                    High-Density SRAM in Intel 18A RibbonFET Technology With PowerVia Backside Power Delivery"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1835-9665","authenticated-orcid":false,"given":"Xiaofei","family":"Wang","sequence":"first","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Gwang","family":"Hyeon Baek","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8954-3350","authenticated-orcid":false,"given":"Kunal","family":"Girish Bannore","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0861-8892","authenticated-orcid":false,"given":"Kaushal","family":"Pareshbhai Dave","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Arash","family":"Joushaghani","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5901-6320","authenticated-orcid":false,"given":"Minwoo","family":"Ko","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Anandkumar","family":"Mahadevan Pillai","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3001-3171","authenticated-orcid":false,"given":"Hema","family":"Chandra Prakash Movva","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Gyusung","family":"Park","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5478-2228","authenticated-orcid":false,"given":"Seenivasan","family":"Subramaniam","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Teng","family":"Yang","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8615-9749","authenticated-orcid":false,"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3500-5007","authenticated-orcid":false,"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Eric A.","family":"Karl","sequence":"additional","affiliation":[{"name":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365988"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir65189.2025.11075006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454501"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3230046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479099"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870333"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062967"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2011.5746307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2010.5433813"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3440970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2018.8510704"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176988"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310251"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11318064\/11217541.pdf?arnumber=11217541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:26:21Z","timestamp":1767079581000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11217541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3615590","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}