{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:14:03Z","timestamp":1770833643583,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DGIST Research and development Program of the Ministry of Science and ICT under","award":["24-HRHR-02"],"award-info":[{"award-number":["24-HRHR-02"]}]},{"name":"DGIST Research and development Program of the Ministry of Science and ICT under","award":["24-KUJoint-09"],"award-info":[{"award-number":["24-KUJoint-09"]}]},{"name":"Technology Innovation Program funded by the Ministry of Trade, Industry and Energy","award":["RS-2024-00410244"],"award-info":[{"award-number":["RS-2024-00410244"]}]},{"name":"National Research Foundation of Korea (NRF) funded by MSIT","award":["RS-2024-00352784"],"award-info":[{"award-number":["RS-2024-00352784"]}]},{"name":"National Research Foundation of Korea (NRF) funded by MSIT","award":["RS-2024-00410244"],"award-info":[{"award-number":["RS-2024-00410244"]}]},{"name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) Grant funded by the Korea Government (MSIT),AI Star Fellowship Support Project","award":["RS-2025-02219277"],"award-info":[{"award-number":["RS-2025-02219277"]}]},{"name":"Samsung Future Technology Incubating Program","award":["SRFC-IT2301-01"],"award-info":[{"award-number":["SRFC-IT2301-01"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/jssc.2025.3618188","type":"journal-article","created":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T17:40:20Z","timestamp":1760463620000},"page":"8-19","source":"Crossref","is-referenced-by-count":1,"title":["A 112-Gb\/s Discrete Multitone Wireline Receiver Datapath With Time-Interleaved Time-Based ADC in 5-nm FinFET"],"prefix":"10.1109","volume":"61","author":[{"given":"Jaewon","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2944-9058","authenticated-orcid":false,"given":"Pier-Andrea","family":"Francese","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüschlikon, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1995-7593","authenticated-orcid":false,"given":"Matthias","family":"Br\u00e4endli","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüschlikon, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-6653","authenticated-orcid":false,"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüschlikon, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3053-2422","authenticated-orcid":false,"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[{"name":"IBM Research Europe Zürich Laboratory, Rüschlikon, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1056-0470","authenticated-orcid":false,"given":"Seoyoung","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2364-8768","authenticated-orcid":false,"given":"Yujin","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9512-7915","authenticated-orcid":false,"given":"Donggeon","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4651-0677","authenticated-orcid":false,"given":"Taekwang","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3680-8816","authenticated-orcid":false,"given":"Gain","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063081"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3109167"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731650"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067613"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662412"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3293273"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062925"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3051109"},{"key":"ref12","first-page":"128","article-title":"A 224 Gb\/s 3 pJ\/b 40 dB insertion loss transceiver in 3 nm FinFET CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Pfaff"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3553400"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2024.3410020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938414"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3040947"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3234920"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904707"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2008.2010061"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1972.1054840"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2022.3189550"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3450695"},{"key":"ref23","first-page":"168","article-title":"An 8-bit 56 GS\/s 64\u00d7 time-interleaved ADC with bootstrapped sampler and class-AB buffer in 4 nm CMOS","volume-title":"Proc. IEEE Symp. VLSI Circuits","author":"Yonar"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062986"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.1998.708791"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11318064\/11202686.pdf?arnumber=11202686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T06:49:13Z","timestamp":1767077353000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11202686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3618188","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}