{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T05:45:14Z","timestamp":1775627114835,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["001\/2024\/COP"],"award-info":[{"award-number":["001\/2024\/COP"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0092\/2023\/AFJ"],"award-info":[{"award-number":["0092\/2023\/AFJ"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015549","name":"Macau Science and Technology Development Fund","doi-asserted-by":"publisher","award":["0137\/2024\/RIB2"],"award-info":[{"award-number":["0137\/2024\/RIB2"]}],"id":[{"id":"10.13039\/100015549","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004070","name":"University of Macau Research","doi-asserted-by":"publisher","award":["MYRG-GRG2023-00228-IME"],"award-info":[{"award-number":["MYRG-GRG2023-00228-IME"]}],"id":[{"id":"10.13039\/501100004070","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/jssc.2025.3624240","type":"journal-article","created":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T18:36:17Z","timestamp":1762281377000},"page":"4515-4531","source":"Crossref","is-referenced-by-count":1,"title":["A 72-GS\/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3\/49.3-dB SFDR at 20-GHz\/Nyquist Inputs in 16-nm FinFET"],"prefix":"10.1109","volume":"60","author":[{"given":"Yannan","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7220-0464","authenticated-orcid":false,"given":"Minglei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3297-0364","authenticated-orcid":false,"given":"Zehang","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9610-0641","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2010.5433972"},{"key":"ref2","first-page":"1","article-title":"56Gs\/s ADC: Enabling 100GbE","volume-title":"Proc. Conf. Opt. Fiber Commun. (OFC\/NFOEC), Collocated Nat. Fiber Optic Eng. Conf.","author":"Dedic"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757477"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870472"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502268"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870372"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904786"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3212028"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3519486"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631521"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884352"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3036143"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631522"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904672"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314448"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2474258"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3012776"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365746"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454499"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454385"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3268238"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859757"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487819"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528960"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2024.3430851"},{"key":"ref32","first-page":"188","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1017\/9781009602266"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960476"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2010.5560243"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492436"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11274463\/11227032.pdf?arnumber=11227032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T18:37:18Z","timestamp":1764873438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11227032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3624240","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}