{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T21:23:40Z","timestamp":1772141020526,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4400804"],"award-info":[{"award-number":["2022YFB4400804"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92164301"],"award-info":[{"award-number":["92164301"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/jssc.2025.3628394","type":"journal-article","created":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T18:28:04Z","timestamp":1762885684000},"page":"898-911","source":"Crossref","is-referenced-by-count":0,"title":["A High-Precision Level-Crossing Pipelined ADC With Trigger-Sampled Backend Stage"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0153-496X","authenticated-orcid":false,"given":"Zexin","family":"Wang","sequence":"first","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5321-3616","authenticated-orcid":false,"given":"Lingxin","family":"Meng","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2500-2892","authenticated-orcid":false,"given":"Menglian","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of VLSI, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengyu","family":"Li","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8550-6320","authenticated-orcid":false,"given":"Shuang","family":"Song","sequence":"additional","affiliation":[{"name":"Institute of VLSI, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7764-1928","authenticated-orcid":false,"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Hangzhou Institute of Technology and the Key Laboratory of Analog Integrated Circuits, Xidian University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4097-5123","authenticated-orcid":false,"given":"Zhichao","family":"Tan","sequence":"additional","affiliation":[{"name":"Institute of VLSI, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.488288"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3136206"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2495272"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3179968"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193846"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220464"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529097"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2854862"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2718671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2254484"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2950175"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2262738"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911506"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185322"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3352735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3373553"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2024.3423366"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268821"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS58973.2024.10666343"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC63670.2025.10982710"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/biocas.2011.6107807"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3114318"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3268719"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3015863"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3465493"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3488364"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3020194"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3382007"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc60305.2024.10848955"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11411866\/11238247.pdf?arnumber=11238247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:44:42Z","timestamp":1772138682000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11238247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3628394","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}