{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,13]],"date-time":"2026-10-13T12:45:09Z","timestamp":1791895509590,"version":"4.3.4"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Defense Advanced Research Projects Agency (DARPA) Intelligent Design of Electronic Assets (IDEA) Program Analog Layout Intelligently Generated from Netlists (ALIGN) Project","award":["SPAWAR N660011824048"],"award-info":[{"award-number":["SPAWAR N660011824048"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2810.083"],"award-info":[{"award-number":["2810.083"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science Foundation","award":["2212345"],"award-info":[{"award-number":["2212345"]}]},{"name":"National Science Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/jssc.2025.3631053","type":"journal-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:42:46Z","timestamp":1763664166000},"page":"2951-2964","source":"Crossref","is-referenced-by-count":3,"title":["Distance-Dependent Variations in FinFETs and Its Impact on Analog Circuit Design"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5101-2421","authenticated-orcid":false,"given":"Meghna","family":"Madhusudan","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-9064","authenticated-orcid":false,"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9250-9642","authenticated-orcid":false,"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9487-9340","authenticated-orcid":false,"given":"Ramprasath","family":"S","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3510-9850","authenticated-orcid":false,"given":"Kishor","family":"Kunal","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5353-2364","authenticated-orcid":false,"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7691-566X","authenticated-orcid":false,"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.917838"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/66.964318"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629779"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1994.303509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1996.535641"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i1.589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474244"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-90808-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884403"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561970"},{"key":"ref19","volume-title":"The Art Analog Layout","author":"Hastings","year":"2006"},{"key":"ref20","volume-title":"Matching Properties Deep Sub-Micron MOS Transistors","author":"Croon","year":"2005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538918"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573399"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.02.003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41592-019-0686-2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2025.3558156"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771102"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2025.3581892"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223657"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/11538140\/11261650-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11538140\/11261650.pdf?arnumber=11261650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T19:35:06Z","timestamp":1780342506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11261650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3631053","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}