{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T20:39:47Z","timestamp":1782938387084,"version":"3.54.5"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/jssc.2025.3640681","type":"journal-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:45:56Z","timestamp":1765478756000},"page":"3460-3473","source":"Crossref","is-referenced-by-count":0,"title":["A Constant Bandwidth Oversampling PLL Enabled by a Constant-Gain Oversampler Composed of Double-Edge and Sampling Single-Edge Capacitive Charging and Discharging Phase Interpolators"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2030-867X","authenticated-orcid":false,"given":"Xueke","family":"Cai","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4121-7595","authenticated-orcid":false,"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deyong","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2236-6092","authenticated-orcid":false,"given":"Yang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6322-8614","authenticated-orcid":false,"given":"Yongfu","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3705-4240","authenticated-orcid":false,"given":"Honglan","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1488-5076","authenticated-orcid":false,"given":"Patrick P.","family":"Mercier","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4688-1451","authenticated-orcid":false,"given":"Hui","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2943918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662364"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3116149"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201939"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2496781"},{"key":"ref11","first-page":"152","article-title":"8.6 A 2.5-to-5.75 GHz 5 mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Coombs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417973"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7418040"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310349"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995326"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3210212"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005806"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3062554"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3124486"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662481"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731713"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951384"},{"key":"ref23","first-page":"1","article-title":"A 100 MHz-reference, 8 GHz\/16 GHz, 177fsrms\/223fsrms RO-based IL-ADPLL incorporating reference octupler with probability-based fast phase-error calibration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kim"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417896"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3105552"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788876"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662312"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357101"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3065462"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768411"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959735"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3096193"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref35","first-page":"378","article-title":"A 188fsrms-jitter and -243d8-FoMjitter 5.2 GHz-ring-DCO-based fractional-N digital PLL with a 1\/8 DTC-range-reduction technique using a quadruple-timing-margin phase selector","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Hwang"},{"key":"ref36","first-page":"444","article-title":"A 14 nm analog sampling fractional-N PLL with a digital-to-time converter range-reduction technique achieving 80fs integrated jitter and 93fs at near-integer channels","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Wu"},{"key":"ref37","first-page":"454","article-title":"32.7 A 32 kHz-reference 2.4 GHz fractional-N oversampling PLL with 200 kHz loop bandwidth","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Qiu"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3089930"},{"key":"ref39","first-page":"80","article-title":"A 32 kHz-reference 2.4GHz fractional-N nonuniform oversampling PLL with gain-boosted PD and loop-gain calibration","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Qiu"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3571723"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101046"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CICC63670.2025.10983164"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274892"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"issue":"1","key":"ref46","first-page":"1","article-title":"A low-noise RC-based phase interpolator in 16-nm CMOS","volume":"66","author":"Jakobsson","year":"2019","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref47","first-page":"1","article-title":"A 9b-linear 14 GHz integrating-mode phase interpolator in 5nm FinFET process","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"65","author":"Mishra"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3353219"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3284294"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3098009"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365798"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310351"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11589468\/11297815.pdf?arnumber=11297815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T19:36:41Z","timestamp":1782934601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11297815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":52,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3640681","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}