{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T21:24:47Z","timestamp":1772141087851,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/jssc.2025.3647096","type":"journal-article","created":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T20:55:12Z","timestamp":1768856112000},"page":"1026-1036","source":"Crossref","is-referenced-by-count":0,"title":["Side-Channel Attack-Resistant HMAC-SHA256 Accelerator With Boolean and Arithmetic Masking in Intel 4 CMOS"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4590-7875","authenticated-orcid":false,"given":"Sachin","family":"Taneja","sequence":"first","affiliation":[{"name":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram B.","family":"Suresh","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7399-1886","authenticated-orcid":false,"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1344-7533","authenticated-orcid":false,"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9780429466335"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04101-3"},{"key":"ref3","volume-title":"Cryptography and Network Security: Principles and Practice","author":"Stallings","year":"2011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3164338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904676"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2018.8579287"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241357"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2018.8494257"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.198-1"},{"key":"ref12","volume-title":"Secure Hash Standard","year":"2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77535-5_23"},{"key":"ref14","first-page":"1","article-title":"Differential power analysis of HMAC SHA-2 in the Hamming weight model","volume-title":"Proc. Int. Conf. Secur. Cryptogr. (SECRYPT)","author":"Bela\u00efd"},{"key":"ref15","article-title":"NSA suite B crypto, keys, and side channel attacks","volume-title":"Proc. RSA Conf.","author":"Rohatgi"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-99766-3_9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i3.1-29"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3444740"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2024.3509376"},{"key":"ref21","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","volume-title":"Proc. NIST Non-Invasive Attack Testing Workshop","author":"Goodwill"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731739"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945944"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3032975"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092532"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.885974"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CC.2015.7122475"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2019.8925299"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252479"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC63670.2025.10983609"},{"key":"ref33","article-title":"Combinational logic design for AES subbyte transformation on masked data","author":"Trichina","year":"2003"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1145\/2996366.2996426","article-title":"Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order","author":"Gross","year":"2016"},{"key":"ref35","article-title":"Further scramblings of Marsaglia\u2019s xorshift generators","author":"Vigna","year":"2014","journal-title":"arXiv:1404.0390"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_2"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_11"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48116-5_7"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.414-460"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i2.630-653"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810056"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830194"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3541573"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3690823"},{"key":"ref46","volume-title":"Design and Analysis of Fault-Tolerant Digital Systems","author":"Johnson","year":"1989"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11411866\/11357510.pdf?arnumber=11357510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:44:34Z","timestamp":1772138674000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11357510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":46,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3647096","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}