{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T20:39:48Z","timestamp":1782938388464,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4403500"],"award-info":[{"award-number":["2023YFB4403500"]}]},{"name":"National Key Research and Development Program of China","award":["2024YFB3108102"],"award-info":[{"award-number":["2024YFB3108102"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274102"],"award-info":[{"award-number":["62274102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/jssc.2025.3649035","type":"journal-article","created":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T20:59:43Z","timestamp":1769633983000},"page":"3731-3745","source":"Crossref","is-referenced-by-count":0,"title":["SiWB: A 28-nm 800-MHz 4.2-to-14.2-Gb\/s\/W Configurable Multi-Core Architecture for White-Box Block Cipher With Area-Efficient Random Linear Transformation and Load-Aware Inter-Core Scheduling"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-9932-590X","authenticated-orcid":false,"given":"Xiangren","family":"Chen","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bohan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenping","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1117-2740","authenticated-orcid":false,"given":"Hanning","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4934-806X","authenticated-orcid":false,"given":"Jinjiang","family":"Yang","sequence":"additional","affiliation":[{"name":"Wuxi Institute of Applied Technology, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[{"name":"Wuxi Micro Innovation Integrated Circuit Design Company Ltd., Wuxi, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2128-5274","authenticated-orcid":false,"given":"Aoyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology and Beijing Innovation Center for Future Chip, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i2.677-713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36492-7_17"},{"key":"ref3","article-title":"Beyond C\/C+: Probabilistic and LLM methods for next-generation software reverse engineering","author":"Zhuo","year":"2025","journal-title":"arXiv:2506.03504"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416790"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3465413.3488572"},{"key":"ref6","article-title":"Review of the white-box encodability of nist lightweight finalists","author":"Charl\u00e8s","year":"Jun. 2022","journal-title":"Cryptol. ePrint Arch."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i4.587-617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70700-6_15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.327-357"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3220838"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915203"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3541573"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573553"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.02.007"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2832"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2019.0157"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0363"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53887-6_5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3105-1"},{"key":"ref22","article-title":"Dynamic MDS matrices for substantial cryptographic strength","author":"Yasir Malik","year":"2011","journal-title":"arXiv:1108.6302"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/INFOC.2017.8001680"},{"key":"ref24","first-page":"3","article-title":"Direct construction of recursive MDS diffusion layers using shortened BCH codes","volume-title":"Proc. 21st Int. Workshop Fast Softw. Encryption","author":"Augot"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48116-5_23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2022.i4.266-290"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2022.i1.158-182"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2020.i2.120-145"},{"issue":"2","key":"ref29","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1007\/s00145-012-9124-7","article-title":"Logic minimization techniques with applications to cryptology","volume":"26","author":"Boyar","year":"2013","journal-title":"J. Cryptol."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013231"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801229"},{"key":"ref32","article-title":"Performance evaluation, comparison and improvement of the hardware implementations of the advanced encryption standard S-box","author":"Ashmawy","year":"2020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.91-125"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref35","first-page":"50","article-title":"A 21.9 ns 15.7 Gbps\/mm2 (128,15) BOSS FEC decoder for 5G\/6G URLLC applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kam"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-52993-5_10"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2022.i3.368-402"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11589468\/11363448.pdf?arnumber=11363448","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T19:36:43Z","timestamp":1782934603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11363448\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2025.3649035","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}