{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:03:07Z","timestamp":1774904587303,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-2238346"],"award-info":[{"award-number":["CCF-2238346"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1955450"],"award-info":[{"award-number":["CCF-1955450"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCRI-2016662"],"award-info":[{"award-number":["CCRI-2016662"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["POSE 2303735"],"award-info":[{"award-number":["POSE 2303735"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/jssc.2026.3650786","type":"journal-article","created":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T21:10:01Z","timestamp":1769029801000},"page":"1490-1501","source":"Crossref","is-referenced-by-count":0,"title":["MAVERIC: A Heterogeneous Robotics SoC With 4 CPU Cores and 13 INT8\/FP32 Accelerators in 16-nm-Class Technology"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9581-1222","authenticated-orcid":false,"given":"Seah","family":"Kim","sequence":"first","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9307-2956","authenticated-orcid":false,"given":"Jerry","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roger","family":"Hsiao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yufeng","family":"Chi","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vighnesh","family":"Iyer","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1267-1683","authenticated-orcid":false,"given":"Vikram","family":"Jain","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikoli\u0107","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1811-5407","authenticated-orcid":false,"given":"Yakun","family":"Sophia Shao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA, U.S."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1177\/0278364913491297"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2017.2705103"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00393"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACIRS.2019.8935995"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2012.2197158"},{"key":"ref6","article-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref8","first-page":"62","article-title":"AuRORA: Virtualized accelerator orchestration for multi-tenant workloads","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Kim"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3409546"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NoCArc57472.2022.9911299"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530672"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707258"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071035"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067643"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir65189.2025.11075163"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454487"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662397"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502279"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/11457062\/11360287-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11457062\/11360287.pdf?arnumber=11360287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:06:52Z","timestamp":1774901212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11360287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2026.3650786","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}