{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:03:11Z","timestamp":1774904591828,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/jssc.2026.3655295","type":"journal-article","created":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:48:00Z","timestamp":1771879680000},"page":"1342-1352","source":"Crossref","is-referenced-by-count":0,"title":["A 56-Gb\/s Hybrid Silicon Photonic and 5-nm CMOS 3-D-Integrated Transceiver for Optical Compute I\/O"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3214-5024","authenticated-orcid":false,"given":"Ganesh","family":"Balamurugan","sequence":"first","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9035-0674","authenticated-orcid":false,"given":"Parmanand","family":"Mishra","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Subal","family":"Sahni","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Ankur","family":"Aggarwal","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Simon","family":"Forey","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Andrew","family":"Gimlett","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Prateek","family":"Goyal","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Han","family":"Hao","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Santosh","family":"Hariwan","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Sejun","family":"Jeon","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Narayan","family":"Kaniyur","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"David","family":"Lazovsky","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Wonho","family":"Lee","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Bengt","family":"Littmann","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Raj","family":"Nagulapalli","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Kevin","family":"Park","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"John","family":"Rollinson","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Matteo","family":"Staffaroni","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Prakash","family":"Thakur","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Saurabh","family":"Vats","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Preet","family":"Virk","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Dehua","family":"Xiao","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2306-0088","authenticated-orcid":false,"given":"Hemesh","family":"Yasotharan","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Raman","family":"Yazdani","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1714-3223","authenticated-orcid":false,"given":"Waleed","family":"Younis","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Shifeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]},{"given":"Phil","family":"Winterbottom","sequence":"additional","affiliation":[{"name":"Celestial Al, Santa Clara, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN55064.2022.9891914"},{"key":"ref2","article-title":"Trends in AI supercomputers","author":"Pilz","year":"2025","journal-title":"arXiv:2504.16026"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2025.3570941"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2642822"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631547"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3344072"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2025.Th4B.3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960487"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11075134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2023.3291704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41566-025-01633-0"},{"key":"ref13","first-page":"1","article-title":"8 tbps co-packaged FPGA and silicon photonics optical IO","volume-title":"Proc. Opt. Fiber Commun. Conf. Exhib. (OFC)","author":"Hosseini"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HCS61935.2024.10665032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2023.Th3B.1"},{"key":"ref16","first-page":"1","article-title":"Monolithically integrated microring transmitter and receiver for high-density 3D co-packaged optics","volume-title":"Proc. Opt. Fiber Commun. Conf. (OFC)","author":"Baghdadi"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2021.3104725"},{"key":"ref18","article-title":"Linear-drive pluggable optics (LPO) for power-efficient AI\/ML optical interconnects","volume-title":"Proc. Eur. Conf. Opt. Commun.","author":"Chaouch"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3514245"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2025.W3D.1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.01.013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2022.3219379"},{"key":"ref23","first-page":"1","article-title":"Beyond the beachfront: Integration of silicon photonic I\/Os under a high-power ASIC","volume-title":"Proc. Opt. Fiber Commun. Conf. (OFC)","author":"Sahni"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3175111"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2715160"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/9781119264422"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3147467"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3218558"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2007.373378"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778280"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11457062\/11404735.pdf?arnumber=11404735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:06:54Z","timestamp":1774901214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11404735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2026.3655295","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}