{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:00:31Z","timestamp":1785182431018,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF CISE Community Research Infrastructure","award":["2016662"],"award-info":[{"award-number":["2016662"]}]},{"name":"NSF Pathways to Enable Open-Source Ecosystems","award":["2303735"],"award-info":[{"award-number":["2303735"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1109\/jssc.2026.3676416","type":"journal-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:52:58Z","timestamp":1774986778000},"page":"4503-4517","source":"Crossref","is-referenced-by-count":0,"title":["Cygnus: A Heterogeneous Octa-Core RISC-V Vector Processor for Digital Signal Processing Applications"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1267-1683","authenticated-orcid":false,"given":"Vikram","family":"Jain","sequence":"first","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3510-6169","authenticated-orcid":false,"given":"Daniel","family":"Grubb","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jerry","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7264-0169","authenticated-orcid":false,"given":"Ken","family":"Ho","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dima","family":"Nikiforov","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6973-5631","authenticated-orcid":false,"given":"Shengjun Kris","family":"Dong","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yufeng","family":"Chi","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ella","family":"Schwarz","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-3975","authenticated-orcid":false,"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1811-5407","authenticated-orcid":false,"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[{"name":"University of California, Berkeley","place":["Berkeley, CA, USA"],"department":["Department of EECS"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3422667"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00036"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3210754"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624231"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir65189.2025.11075041"},{"key":"ref6","volume-title":"RISC-V","year":"2024"},{"key":"ref7","article-title":"Instruction scheduling in the Saturn vector unit","author":"Zhao","year":"2024","journal-title":"arXiv:2412.00997"},{"issue":"2","key":"ref8","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MM.2017.35","article-title":"The ARM scalable vector extension","volume":"37","author":"Stephens","year":"2017","journal-title":"IEEE Micro"},{"key":"ref9","volume-title":"Armv8-M Architecture Reference Manual","year":"2015"},{"key":"ref10","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification","year":"2024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3665314.3680473"},{"key":"ref12","article-title":"The Saturn microarchitecture manual","author":"Zhao","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2005.1407713"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICRA57147.2024.10610987"},{"key":"ref16","volume-title":"Digital Negative (DNG) Specification","year":"2025"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5201\/ipol.2011.bcm_nlm"},{"key":"ref18","article-title":"Vector microprocessors","author":"Asanovi\u0107","year":"1998"},{"key":"ref19","first-page":"160","article-title":"Out-of-order vector architectures","volume-title":"Proc. 30th Annu. Int. Symp. Microarchitecture","author":"Espasa"},{"key":"ref20","article-title":"The Hwacha vector-fetch architecture manual, version 3.8.1","author":"Lee","year":"2015"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756059"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00063"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"ref26","volume-title":"Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation","author":"Platzer","year":"2021"},{"key":"ref27","first-page":"1","article-title":"RISC-v2: A scalable RISC-V vector processor","volume-title":"Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)","author":"Patsidis"},{"key":"ref28","volume-title":"SX-Aurora TSUBASA Architecture","year":"2026"},{"key":"ref29","first-page":"523","article-title":"Preliminary performance evaluation of the Fujitsu A64FX using HPC applications","volume-title":"Proc. IEEE Int. Conf. Cluster Comput. (CLUSTER)","author":"Odajima"},{"key":"ref30","first-page":"1","article-title":"P870 high-performance RISC-V processor","volume-title":"Proc. IEEE Hot Chips Symp. HCS","author":"Burgess"},{"key":"ref31","volume-title":"SiFive Intelligence X280","year":"2026"},{"key":"ref32","volume-title":"RISC-V: NX27V","year":"2026"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454387"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3292579"},{"key":"ref35","first-page":"58","article-title":"4.3 An eight-core 1.44GHz RISC-V vector machine in 16 nm FinFET","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Schmidt"},{"key":"ref36","first-page":"52","article-title":"Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension: Industrial product","volume-title":"Proc. ACM\/IEEE 47th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Chen"},{"key":"ref37","volume-title":"Veyron V1 Data Center-Class RISC-V Processor","year":"2023"},{"key":"ref38","volume-title":"Semidynamics Vector Unit\u2013Only 100% Customisable RISC-V Vector Unit","year":"2026"},{"key":"ref39","first-page":"1","article-title":"Arm neoverse n2: Arm\u2019s 2^nd generation high performance infrastructure CPUs and system IPs","volume-title":"Proc. IEEE Hot Chips 33 Symp. (HCS)","author":"Pellegrini"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2025.3565285"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/11623245\/11458049-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11623245\/11458049.pdf?arnumber=11458049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:02:34Z","timestamp":1785178954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11458049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2026.3676416","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8]]}}}