{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T05:00:26Z","timestamp":1790398826980,"version":"4.1.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4403700"],"award-info":[{"award-number":["2023YFB4403700"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1109\/jssc.2026.3704989","type":"journal-article","created":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T19:40:24Z","timestamp":1782762024000},"page":"5601-5620","source":"Crossref","is-referenced-by-count":0,"title":["A \u2212248-dB FOM\n                    <sub>ref<\/sub>\n                    CS-Fusion PLL Architecture Combining the Advantages of PFD-CP PLLs and Sampling PLLs in a Single Loop"],"prefix":"10.1109","volume":"61","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3702-6418","authenticated-orcid":false,"given":"Junyuan","family":"Su","sequence":"first","affiliation":[{"name":"Peking University","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1715-3369","authenticated-orcid":false,"given":"Yuxuan","family":"Hu","sequence":"additional","affiliation":[{"name":"Peking University","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zherui","family":"Zhang","sequence":"additional","affiliation":[{"name":"XINYI Information Technology Ltd.","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[{"name":"XINYI Information Technology Ltd.","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuncai","family":"Zhuang","sequence":"additional","affiliation":[{"name":"XINYI Information Technology Ltd.","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Song","sequence":"additional","affiliation":[{"name":"XINYI Information Technology Ltd.","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5045-4506","authenticated-orcid":false,"given":"Jiayoon","family":"Ru","sequence":"additional","affiliation":[{"name":"Peking University","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105335"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454298"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/cicc63670.2025.10983523"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067638"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365775"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662374"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662312"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777946"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008474"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3529018"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063135"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3358564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032713"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731578"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791486"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2024.3368190"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2024.116183"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3096757"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3272483"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185304"},{"key":"ref31","first-page":"456","article-title":"32.8 a 98.4fs-jitter 12.9-to-15.1 GHz PLL-based LO phase-shifting system with digital background phase-offset correction for integrated phased arrays","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","volume":"64","author":"Santiccioli"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2019.8701072"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185300"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529003"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3209614"},{"key":"ref39","first-page":"1","article-title":"A 96fs${}_rms$\n-jitter, -70.6dBc-fractional-spur cascaded PLL employing two MMDs with shared DSM for quantization noise cancellation","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Zhang"},{"key":"ref40","first-page":"192","article-title":"10.3 a 7 GHz digital PLL with cascaded fractional divider and pseudo-differential DTC achieving -62.1dBc fractional spur and 143.7fs integrated jitter","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Xu"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904662"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4\/11705693\/11585720.pdf?arnumber=11585720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T04:34:33Z","timestamp":1790397273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11585720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2026.3704989","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,10]]}}}