{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:28:46Z","timestamp":1761488926187},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Systems Journal"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jsyst.2011.2173614","type":"journal-article","created":{"date-parts":[[2012,5,24]],"date-time":"2012-05-24T18:45:08Z","timestamp":1337885108000},"page":"317-328","source":"Crossref","is-referenced-by-count":5,"title":["A System-Level Modeling Methodology for Performance-Driven Component Selection in Multicore Architectures"],"prefix":"10.1109","volume":"6","author":[{"given":"Ankur","family":"Agarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgiana L.","family":"Hamza-Lup","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taghi M.","family":"Khoshgoftaar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2008.4519020"},{"key":"ref38","first-page":"238","article-title":"A concurrency model for network-on-chip design methodology","volume":"29","author":"agarwal","year":"2009","journal-title":"J Modeling Simul"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPEC.2007.38"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2004.1371345"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CMPSAC.2004.1342839"},{"key":"ref30","first-page":"1","article-title":"A method of component selection within component based software development process","author":"guo","year":"2004","journal-title":"Proc 2nd Int Conf Software Process"},{"key":"ref37","article-title":"Modeling concurrency in NoC for embedded systems","author":"agarwal","year":"2006","journal-title":"Proc IEEE Conf High Performance Comput"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1287624.1287716"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DEXA.2008.138"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.2006.56"},{"key":"ref28","article-title":"Search for extended IP-XACT components in a library for power aware SoC design based on requirements similarity","author":"trummer","year":"2010","journal-title":"IEEE Syst J"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1066677.1067017"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24645-9_1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PORTABLE.2007.64"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464950"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/ip-sen:20030132"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.2004.1319623"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PCEE.2002.1115200"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/APSEC.1997.640203"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.766725"},{"key":"ref26","first-page":"75","article-title":"Lifecycle verification of the NASA Ames K9 rover executive","author":"giannakopoulou","year":"2005","journal-title":"Proc ICAPS Workshop Validation Verification Planning Scheduling Syst"},{"key":"ref25","author":"magee","year":"1999","journal-title":"Concurrency State Models and Java Programs"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045098"},{"key":"ref10","year":"2001","journal-title":"Open-Core Protocol Specification"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref40","first-page":"154","article-title":"System level modeling of a network-on-chip","volume":"3","author":"agarwal","year":"2009","journal-title":"Int J Comp Sci Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.005"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457077"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805829"},{"key":"ref15","author":"jerraya","year":"2005","journal-title":"Multiprocessor systems-on-chip"},{"key":"ref16","first-page":"954","article-title":"Layered, multithreaded, high-level performance design","author":"cassidy","year":"2003","journal-title":"Proc IEEE Int Conf Des Autom Test Eur"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998350"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.110"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CSD.2001.981761"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.218"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2009.2014858"},{"key":"ref8","year":"1999","journal-title":"Advanced Microcontroller Bus Architecture Specification"},{"key":"ref7","year":"0","journal-title":"32-Bit Processor Local Bus Architecture Specifications"},{"key":"ref49","first-page":"659","article-title":"A layered architecture for NoC design methodology","author":"agarwal","year":"2005","journal-title":"Proc Int Conf Parallel Distributed Comput Syst"},{"key":"ref9","year":"0","journal-title":"Virtual Socket Interface Alliance"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/SYSCON.2011.5929038"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2007.374672"},{"key":"ref48","article-title":"Modeling concurrency on NoC architecture with symbolic language: FSP","author":"agarwal","year":"2006","journal-title":"Proc IEEE Int Conf Symbolic Methods Applicat Circuit Des"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045100"},{"key":"ref42","first-page":"1","article-title":"Statistical analysis for system component selection","author":"gupta","year":"2011","journal-title":"Proc 4th Annu IEEE Int Syst Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2008.4519008"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2005.1574541"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2008.4519027"}],"container-title":["IEEE Systems Journal"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4267003\/6203631\/06197694.pdf?arnumber=6197694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:08Z","timestamp":1633909988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6197694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jsyst.2011.2173614","relation":{},"ISSN":["1932-8184","1937-9234"],"issn-type":[{"value":"1932-8184","type":"print"},{"value":"1937-9234","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}