{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:05:19Z","timestamp":1761807919665},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Systems Journal"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jsyst.2015.2424702","type":"journal-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T18:41:12Z","timestamp":1431110472000},"page":"2536-2545","source":"Crossref","is-referenced-by-count":23,"title":["An Enhanced WLAN Security System With FPGA Implementation for Multimedia Applications"],"prefix":"10.1109","volume":"11","author":[{"given":"Thaier","family":"Hayajneh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sana","family":"Ullah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bassam J.","family":"Mohd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiran S.","family":"Balagani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015052"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"12?235","DOI":"10.3390\/s120912235","article-title":"Sensor systems based on FPGAs and their applications: A survey","volume":"12","author":"de la piedra","year":"2012","journal-title":"SENSORS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s11276-014-0736-8"},{"key":"ref36","year":"0","journal-title":"Cyclone II architecture"},{"key":"ref35","year":"0","journal-title":"Quartus ii Introduction Using Verilog Designs"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2501654.2501655"},{"key":"ref10","year":"2006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.4304\/jcm.2.4.10-17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCC.2008.4625636"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2007.04.024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SECURWARE.2009.16"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2004.06.004"},{"key":"ref16","first-page":"47","article-title":"The impact of security overheads on 802.11 WLAN throughput","volume":"2","author":"potorac","year":"2009","journal-title":"J Comput Sci Control Syst"},{"key":"ref17","author":"mccarter","year":"2006","journal-title":"analyzing wireless LAN security overhead"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2013.2260700"},{"key":"ref19","first-page":"228","article-title":"Vulnerabilities of IEEE 802.11 i wireless LAN CCMP protocol","volume":"11","author":"junaid","year":"2006","journal-title":"Trans Eng Comput Technol"},{"key":"ref28","author":"sass","year":"2010","journal-title":"Embedded Systems Design with Platform FPGAs Principles and Practices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2012.2185350"},{"key":"ref27","first-page":"90","article-title":"Security analysis and improvements for IEEE 802.11 i","author":"mitchell","year":"0","journal-title":"Proc 12th Annu NDSS"},{"key":"ref3","first-page":"169","article-title":"Analyzing the impact of security protocols on wireless LAN with multimedia applications","author":"hayajneh","year":"0","journal-title":"Proc 6th Int Conf SECURWARE"},{"key":"ref6","year":"1999"},{"key":"ref29","author":"stallings","year":"2014","journal-title":"Security and Cryptography for Networks"},{"key":"ref5","author":"frankel","year":"2007"},{"key":"ref8","year":"2003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1514274.1514286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.14257\/ijsia.2013.7.6.36"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/997122.997132"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IACS.2014.6841983"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013231"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1506270.1506393"},{"key":"ref21","first-page":"1806","article-title":"High throughput 32-bit AES implementation in FPGA","author":"chang","year":"0","journal-title":"Proc IEEE APCCAS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2011.5772059"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6766087"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SNPD.2008.102"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2484313.2484368"}],"container-title":["IEEE Systems Journal"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4267003\/8118221\/07104061.pdf?arnumber=7104061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:08Z","timestamp":1633919708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7104061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jsyst.2015.2424702","relation":{},"ISSN":["1932-8184","1937-9234","2373-7816"],"issn-type":[{"value":"1932-8184","type":"print"},{"value":"1937-9234","type":"electronic"},{"value":"2373-7816","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}