{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T15:05:09Z","timestamp":1791212709221,"version":"4.1.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/lascas.2014.6820314","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T18:59:56Z","timestamp":1401476396000},"page":"1-4","source":"Crossref","is-referenced-by-count":13,"title":["Automatic layout synthesis with ASTRAN applied to asynchronous cells"],"prefix":"10.1109","author":[{"given":"Adriel","family":"Ziesemer","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michel E.","family":"Arendt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597167"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187530"},{"key":"1","year":"0"},{"key":"7","year":"0"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"5","author":"hentschke","year":"2007","journal-title":"Algorithms for Wire Length Improvement of Vlsi Circuits with Concern to Critical Paths"},{"key":"4","author":"iizuka","year":"2007","journal-title":"Optimal Layout Synthesis of Standard Cells in Large Scale Integration"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519002"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085103"}],"event":{"name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS)","location":"Santiago, Chile","start":{"date-parts":[[2014,2,25]]},"end":{"date-parts":[[2014,2,28]]}},"container-title":["2014 IEEE 5th Latin American Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6815880\/6820243\/06820314.pdf?arnumber=6820314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:10:27Z","timestamp":1490296227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6820314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2014.6820314","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}