{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:05:38Z","timestamp":1725797138755},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/lascas.2015.7250453","type":"proceedings-article","created":{"date-parts":[[2015,9,11]],"date-time":"2015-09-11T00:33:59Z","timestamp":1441931639000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["On the functional test of the cache coherency logic in multi-core systems"],"prefix":"10.1109","author":[{"given":"J. Perez","family":"Acle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Cantoro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"journal-title":"IA-32 Intel Architecture Software Developers Manual","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560215"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355594"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363387"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.166"},{"key":"ref3","article-title":"Essential of Electronic Testing","author":"bushnell","year":"2000","journal-title":"Kluwer Academic Publishers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538813"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313846"},{"key":"ref8","article-title":"Automated generation of directed tests for transition coverage in cache coherence protocols","author":"qin","year":"2012","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985909"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1995.472514"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993816"}],"event":{"name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS 2015)","start":{"date-parts":[[2015,2,24]]},"location":"Montevideo, Uruguay","end":{"date-parts":[[2015,2,27]]}},"container-title":["2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7235122\/7250401\/07250453.pdf?arnumber=7250453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:44:11Z","timestamp":1490391851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7250453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/lascas.2015.7250453","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}