{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:30:54Z","timestamp":1772645454000,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/lascas.2015.7250480","type":"proceedings-article","created":{"date-parts":[[2015,9,11]],"date-time":"2015-09-11T00:33:59Z","timestamp":1441931639000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Hardware implementation of a FPGA-based universal link for LVDS communications"],"prefix":"10.1109","author":[{"given":"Luis","family":"Sanchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giancarlo","family":"Patino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Murray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Lyke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2007.365328"},{"key":"ref10","author":"bainville","year":"2013","journal-title":"Fpga simple uart Bealto"},{"key":"ref6","article-title":"Programmable input\/output circuit for fpga for use in ttl, gtl, gtlp, lvpecl and lvds circuits","author":"menon","year":"2001","journal-title":"6 218 858"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"187","DOI":"10.2514\/1.I010024","article-title":"Cell-based architecture for adaptive wiring panels: A first prototype","volume":"10","author":"murray","year":"2013","journal-title":"Journal of Aerospace Information Systems"},{"key":"ref8","year":"0","journal-title":"Digilent (2013 August) Atlys board reference manual Digilent"},{"key":"ref7","article-title":"Towards a fpga-based universal link for lvds communications: A first approach","author":"patino","year":"2014","journal-title":"XX International IBERCHIP Workshop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2005.1547397"},{"key":"ref9","author":"xilinx","year":"2011","journal-title":"Xilinx DS160 Spartan-6 Family Overview"},{"key":"ref1","article-title":"High-speed, low-power, excellent emc: Lvds for on-board data handling","author":"parkes","year":"1998","journal-title":"Proceedings of the 6th International Workshop on Digital Signal Processing Techniques for Space Applications ESTEC"}],"event":{"name":"2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS 2015)","location":"Montevideo, Uruguay","start":{"date-parts":[[2015,2,24]]},"end":{"date-parts":[[2015,2,27]]}},"container-title":["2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7235122\/7250401\/07250480.pdf?arnumber=7250480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T15:17:53Z","timestamp":1498231073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7250480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2015.7250480","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}